

Hardware Architecture - Digital Circuits Introduction

Lecturer: Guillaume Beslon
(Lecture adapted from Lionel Morel)

3IF - Computer Science and Information Technologies - INSA Lyon

Fall 2025

These slides are available at:

<https://moodle.insa-lyon.fr/course/view.php?id=1442>

Preamble: Who am I?

Guillaume Beslon (guillaume.beslon@insa-lyon.fr)

- ▶ Professor at the INSA-Lyon “Département informatique”
 - ▶ Architecture des circuits (IF-3-AC)
 - ▶ Architecture des ordinateurs (IF-3-AO)
 - ▶ Tronc Commun Scientifique (IF-5-TCS0) et Sciences computationnelles (IF-5-TCS2)
 - ▶ Projet Scientifique, Artistique et Technique (IF-5-P-SAT)
- ▶ Leader of the “BioTiC Team” (INRIA/CITI)
 - ▶ Computational biology
 - ▶ Artificial evolution
 - ▶ Artificial life
- ▶ In charge of the “Lumière et Son” (aka “Teck”) artistic option in the département des Humanités

Beware: my main office is NOT in the computer department

→ You'll find me at the “Centre Inria de Lyon”, CEI-2 building
(or at M'Roc at lunchtime on Tuesday and Thursday ;)

Preamble: Gentle Warning

THE CONSUMER IN A CONNECTED WORLD

Brain Drain: The Mere Presence of One's Own Smartphone Reduces Available Cognitive Capacity

ADRIAN F. WARD, KRISTEN DUKE, AYELET GNEEZY, AND MAARTEN W. BOS

ABSTRACT Our smartphones enable—and encourage—constant connection to information, entertainment, and each other. They put the world at our fingertips, and rarely leave our sides. Although these devices have immense potential to improve welfare, their persistent presence may come at a cognitive cost. In this research, we test the “brain drain” hypothesis that the mere presence of one’s own smartphone may occupy limited-capacity cognitive resources, thereby leaving fewer resources available for other tasks and undercutting cognitive performance. Results from two experiments indicate that even when people are successful at maintaining sustained attention—as when avoiding the temptation to check their phones—the mere presence of these devices reduces available cognitive capacity. Moreover, these cognitive costs are highest for those highest in smartphone dependence. We conclude by discussing the practical implications of this smartphone-induced brain drain for consumer decision-making and consumer welfare.

Ward, A. F., Duke, K., Gneezy, A., & Bos, M. W. (2017). Brain drain: The mere presence of one's own smartphone reduces available cognitive capacity. *Journal of the Association for Consumer Research*, 2(2), 140-154.

Preamble: Gentle Warning

THE CONSUMER IN A CONNECTED WORLD

Brain
Smart

ADRIAN

ABSTRACT

each other
tentative to i
drain" hyp
thereby lea
experimen
the tempta
over, these cognitive costs are highest for those highest in smartphone dependence. We conclude by discussing the practical implications of this smartphone-induced brain drain for consumer decision-making and consumer welfare.




Figure 1. Experiment 1: effect of randomly assigned phone location condition on available WMC (OSpan Score, panel A) and functional Gf (Correctly Solved Raven's Matrices, panel B). Participants in the "desk" condition (high salience) displayed the lowest available cognitive capacity; those in the "other room" condition (low salience) displayed the highest available cognitive capacity. Error bars represent standard errors of the means. Asterisks indicate significant differences between conditions, with * $p < .05$ and ** $p < .01$.

Ward, A. F., Duke, K., Gneezy, A., & Bos, M. W. (2017). Brain drain: The mere presence of one's own smartphone reduces available cognitive capacity. *Journal of the Association for Consumer Research*, 2(2), 140-154.

Back to the AC lecture...

Context: Architectures - Systèmes - Réseaux

3IF

- ▶ Semester 1:
 - ▶ IF-3-AC - Architecture des Circuits (Guillaume Beslon)
 - ▶ IF-3-AO - Architecture des Ordinateurs (Lionel Morel)
 - ▶ IF-3-PRC - Programmation C (Frédéric Prost)
- ▶ Semester 2:
 - ▶ IF-3-SYS - Systèmes d'Exploitation (Guillaume Salagnac)
 - ▶ IF-3-RE - Bases Techniques pour les réseaux (Frédérique Biennier)

4IF

- ▶ Semester 1:
 - ▶ IF-4-PR - Programmation réseau (Sara Bouchenak)
- ▶ Semester 2:
 - ▶ IF-4-SERE - Sécurité Réseau (Lionel Brunie)
 - ▶ IF-4-PLD-COMP - Projet Compilateur (Florent de Dinechin)

AC, AO, SYS: Objectifs

Objectives (cf ECTS files)

- ▶ AC: “Discover the theoretical and practical principles governing the operation of digital circuits, from basic logic gates to the construction of a simple microprocessor.”
- ▶ AO: “Understanding how a modern computer works and the fundamentals of running a program on a machine.”
- ▶ SYS: “Acquire a basic understanding of the principles of operating system operation: sharing and protection of hardware resources, program isolation, interaction with the user.”

⇒ In summary, the objective is to build a solid foundation for the effective practice of computer science.

People — `first.last@insa-lyon.fr`

In order of appearance:

- Guillaume Beslon (CM, TD-TP 3IF1)
- Jonathan Rouzaud-Cornabas (TD-TP 3IF4, TP 3IF3)
- Lionel Morel (TD-TP 3IF2) → CM IF-3-AO
- Florent de Dinechin (TD-TP 3IF3)
- Louis Ledoux (TP 3IF2)
- Romain Bouarah (TP 3IF4)
- Guillaume Salagnac (TP 3IF1) → CM IF-3-SYS

But permutations may happen here and there...

None of us has his office in the computer science department...
and we are all very busy!


⇒ **We organize Q/A sessions every Monday 13h-14h (room 501.208) to answer your questions...**

What is there in a computer¹?



¹source: <http://www.ifixit.com>


What is there in a computer²?



- DRAM
- Voltage conversion booster
- IO controller
- MAC/baseband/radio (FM) transceiver
- Audio codec
- device driver

²source: <http://www.ifixit.com>

What is there in a computer³?



NAND Flash

3G/4G modem

RF Amp module

Power supply IC

A5X processor

³source: <http://www.ifixit.com>

What is there in a computer?

In AC we will neglect all the “extra-components” (screen, battery, power supply...) to focus on the computation machinery (i.e. mainly on the processor and a bit on the memory)

We will focus on a single question: how are computers organized such that they are able to efficiently execute programs and such that we are able to efficiently program/control them!

BUT remember that:

- ▶ 85% of the environmental impact of a computer is due to its manufacturing and shipping,
- ▶ Computers require rare resources for their manufacture (lithium, gold, silver, neodymium, etc.), whose extraction has considerable ecological and social impacts.

→ UE 3IF-REVE and 4IF-EESN

Computer Architecture: What do you know so far?

You (probably) know that computers manipulate 0s and 1s...

```
0110010001
0101110101
0101001010
0010010010
1011010101
0100101010
1010100101
0010101110
0101001001
0010100100
1100101010
0011110110
0101001001
1101011010
1100100111
```

Computer Architecture: What do you know so far?

But how can we build computers that execute programs if we only have 0s and 1s?

0110010001
0101110101
0101001010
0010010010
1011010101
0100101010
1010100101
0010101110
0101001001
0010100100
1100101010
0011110110
0101001001
1101011010
1100100111


?



Computer Architecture: What do you know so far?

You (probably) know that 0s and 1s are actually electrical levels in wires...


0110010001
0101110101
0101001010
0010010010
1011010101
0100101010
1010100101
0010101110
0101001001
0010100100
1100101010
0011110110
0101001001
1101011010
1100100111



Computer Architecture: What do you know so far?

But the problem holds! How can we build computers “simply” from wires?

0110010001
0101110101
0101001010
0010010010
1011010101
0100101010
1010100101
0010101110
0101001001
0010100100
1100101010
0011110110
0101001001
1101011010
1100100111



Computer Architecture: What do you know so far?

To answer the question we will focus on a some universal design principles invented in the early times of computer science...

0110010001
0101110101
0101001010
0010010010
1011010101
0100101010
1010100101
0010101110
0101001001
0010100100
1100101010
0011110110
0101001001
1101011010
1100100111




The EDVAC (Electronic Discrete Variable Automatic Computer), 1945

Computer Architecture: What do you know so far?


The following courses (3-IF-AO, 3-IF-SYS...) will then transpose these principles into modern machines...

0110010001
0101110101
0101001010
0010010010
1011010101
0100101010
1010100101
0010101110
0101001001
0010100100
1100101010
0011110110
0101001001
1101011010
1100100111

IF-3-AC



IF-3-AO
IF-3-SYS




The EDVAC (Electronic Discrete Variable Automatic Computer), 1945

John von Neumann and the EDVAC



Most modern computers use the “von-Neumann architecture”. The ultimate aim of the AC lecture is to understand this architecture and how one can build a von-Neumann computer by “simply” connecting electric wires...

First Draft Report on the EDVAC (1945)



*The considerations which follow deal with the structure of a very high speed **automatic digital computing** system, and in particular with its logical control.*

*An automatic computing system is a (usually highly composite) device, which can **carry out instructions** to perform calculations of a considerable order of complexity—e.g. to solve a non-linear partial differential equation in 2 or 3 independent variables numerically.*

Basic concepts in von Neumann's architecture

Example: Computing the sum of all integers from 1 to 100?

```
1      int main()  
2      {  
3          int x,i;  
4          x = 0;  
5          i = 0;  
6          for (i = 1; i<100;i++)  
7              {  
8                  x = x+1;  
9              }  
10         return x;
```

Let's transform this high level list of orders into elementary instructions

```
1      int main()
2      {
3          int x,i;
4          x = 0;
5          i = 0;
6          for (i = 1; i<100;i++)
7          {
8              x = x+1;
9          }
10         return x;
```



```
0x00000000100000f70 <+0>:    push    %rbp
0x00000000100000f71 <+1>:    mov     %rsp,%rbp
0x00000000100000f74 <+4>:    movl    $0x0,-0x4(%rbp)
0x00000000100000f7b <+11>:   movl    $0x0,-0x8(%rbp)
0x00000000100000f82 <+18>:   movl    $0x0,-0xc(%rbp)
0x00000000100000f89 <+25>:   movl    $0x1,-0xc(%rbp)
0x00000000100000f90 <+32>:   cmpl    $0x64,-0xc(%rbp)
0x00000000100000f94 <+36>:   jge     0x100000fb1 <main()+65>
0x00000000100000f9a <+42>:   mov     -0x8(%rbp),%eax
0x00000000100000f9d <+45>:   add     $0x1,%eax
0x00000000100000fa0 <+48>:   mov     %eax,-0x8(%rbp)
0x00000000100000fa3 <+51>:   mov     -0xc(%rbp),%eax
0x00000000100000fa6 <+54>:   add     $0x1,%eax
0x00000000100000fa9 <+57>:   mov     %eax,-0xc(%rbp)
0x00000000100000fac <+60>:   jmpq    0x100000f90 <main()+32>
0x00000000100000fb1 <+65>:   mov     -0x8(%rbp),%eax
0x00000000100000fb4 <+68>:   pop     %rbp
```

And code theses instructions with (weird) numbers...

```
0x00000000100000f70 <+0>:    push    %rbp
0x00000000100000f71 <+1>:    mov     %rsp,%rbp
0x00000000100000f74 <+4>:    movl    $0x0,-0x4(%rbp)
0x00000000100000f7b <+11>:   movl    $0x0,-0x8(%rbp)
0x00000000100000f82 <+18>:   movl    $0x0,-0xc(%rbp)
0x00000000100000f89 <+25>:   movl    $0x1,-0xc(%rbp)
0x00000000100000f90 <+32>:   cmpl    $0x64,-0xc(%rbp)
0x00000000100000f94 <+36>:   jge     0x100000fb1 <main()+65>
0x00000000100000f9a <+42>:   mov     -0x8(%rbp),%eax
0x00000000100000f9d <+45>:   add     $0x1,%eax
0x00000000100000fa0 <+48>:   mov     %eax,-0x8(%rbp)
0x00000000100000fa3 <+51>:   mov     -0xc(%rbp),%eax
0x00000000100000fa6 <+54>:   add     $0x1,%eax
0x00000000100000fa9 <+57>:   mov     %eax,-0xc(%rbp)
0x00000000100000fac <+60>:   jmpq    0x100000f90 <main()+32>
0x00000000100000fb1 <+65>:   mov     -0x8(%rbp),%eax
0x00000000100000fb4 <+68>:   pop     %rbp
```



```
0000f70 55 48 89 e5 c7 45 fc 00 00 00 00 c7 45 f8 00 00
0000f80 00 00 c7 45 f4 00 00 00 00 c7 45 f4 01 00 00 00
0000f90 83 7d f4 64 0f 8d 17 00 00 00 8b 45 f8 83 c0 01
0000fa0 89 45 f8 8b 45 f4 83 c0 01 89 45 f4 e9 df ff ff
0000fb0 ff 8b 45 f8 5d c3 90 90 01 00 00 00 1c 00 00 00
0000fc0 00 00 00 00 1c 00 00 00 00 00 00 00 1c 00 00 00
0000fd0 02 00 00 00 70 0f 00 00 34 00 00 00 34 00 00 00
```

And code theses instructions with (weird) numbers...

```
0x00000000100000f70 <+0>:    push    %rbp
0x00000000100000f71 <+1>:    mov     %rsp,%rbp
0x00000000100000f74 <+4>:    movl    $0x0,-0x4(%rbp)
0x00000000100000f7b <+11>:   movl    $0x0,-0x8(%rbp)
0x00000000100000f82 <+18>:   movl    $0x0,-0xc(%rbp)
0x00000000100000f89 <+25>:   movl    $0x1,-0xc(%rbp)
0x00000000100000f90 <+32>:   cmpl    $0x64,-0xc(%rbp)
0x00000000100000f94 <+36>:   jge     0x100000fb1 <main()+65>
0x00000000100000f9a <+42>:   mov     -0x8(%rbp),%eax
0x00000000100000f9d <+45>:   add     $0x1,%eax
0x00000000100000fa0 <+48>:   mov     %eax,-0x8(%rbp)
0x00000000100000fa3 <+51>:   mov     -0xc(%rbp),%eax
0x00000000100000fa6 <+54>:   add     $0x1,%eax
0x00000000100000fa9 <+57>:   mov     %eax,-0xc(%rbp)
0x00000000100000fac <+60>:   jmpq    0x100000f90 <main()+32>
0x00000000100000fb1 <+65>:   mov     -0x8(%rbp),%eax
0x00000000100000fb4 <+68>:   pop     %rbp
```



```
0000f70 55 48 89 e5 c7 45 fc 00 00 00 00 c7 45 f8 00 00
0000f80 00 00 c7 45 f4 00 00 00 00 c7 45 f4 01 00 00 00
0000f90 83 7d f4 64 0f 8d 17 00 00 00 8b 45 f8 83 c0 01
0000fa0 89 45 f8 8b 45 f4 83 c0 01 89 45 f4 e9 df ff ff
0000fb0 ff 8b 45 f8 5d c3 90 90 01 00 00 00 1c 00 00 00
0000fc0 00 00 00 00 1c 00 00 00 00 00 00 00 1c 00 00 00
0000fd0 02 00 00 00 70 0f 00 00 34 00 00 00 34 00 00 00
```

*At any rate a **central arithmetical part** of the device **will probably have to exist**, and this constitutes the first specific part: **CA**.*

We need a component to execute these elementary instructions $\Rightarrow$ This is the **Datapath**. It contains an **Arithmetic and Logic Unit** able to perform basic numerical computations.

von Neumann architecture




Datapath
ALU

*A distinction must be made between the specific instructions given for and defining a particular problem, and the **general control organs** which see to it that these instructions—**no matter what they are**—are carried out [...] By the **central control** we mean this latter function only, and the organs which perform it form the second specific part: **CC**.*

We need a component to sequence the elementary instructions
⇒ This is the **Control Unit**.

von Neumann architecture




Control
Unit

The diagram shows two rectangular boxes stacked vertically. The top box is labeled 'Control Unit' and the bottom box is labeled 'Datapath ALU'. There are no connections or lines between them.

Datapath
ALU

von Neumann architecture



The Datapath and the Control Unit together form the **Central Processing Unit** of the computer



*At any rate the **total memory** constitutes the third specific part of the device: **M**.*


⇒ Memory able to store a large number of ... numbers!

von Neumann architecture




von Neumann architecture

Of course we need all these components to communicate with each others... $\Rightarrow$ **Buses**



von Neumann architecture

75 years after being articulated, the von Neumann architecture is still the basic architecture of most modern computers...



Conclusion: A computer is made of 3 (+1) elements

1. A **Memory** that contains the program and its data (von Neumann architecture).
 2. A **Datapath**. It is a computing tool that is able to perform various computations.
 3. A **Control Unit**. It reads the program one instruction at a time and controls the datapath such that it computes the result of the current instruction.
- +1 **Buses** that enable to exchange data between the three components.

The objective of the AC lecture is to understand how we can build these elements (starting from very basic components) and assemble them to build a (simple) computer.

Coarse-grain plan for AC lecture


In AC, we will take a bottom-up approach with six steps:

1. How information is coded (binary)?
 2. How can we process an information to compute other information from it (e.g. simple mathematical functions)?
 3. How can we memorize information?
 4. How to build machines with "simple" behaviors?
 5. How to build machines with "complex" behaviors?
 6. How to build von Neumann machines able to execute a sequence of instructions?
- ▶ Through the end of the course, we will build a (very) simple programmable machine
 - ▶ The “Computer Architecture” course will further this discussion towards “real” computers.


IF-3-AC: Expected Skills

- ▶ Coding and decoding information in binary
- ▶ Building combinatorial circuits from Boolean functions
- ▶ Building simple memory elements (registers, memories)
- ▶ Modelling simple sequential behaviour with Finite-State Machines (FSM)
- ▶ Modelling complex sequential behaviour with Algorithmic-State Machines (ASM)
- ▶ Building a von Neumann machine able to execute simple programs
- ▶ Understanding basic performance issues of digital circuits


Readings



F. de Dinechin, *protopoly* — (available on Moodle)



D. Patterson & J. Hennessy, *Computer Organization and Design* — (the bible but quite expensive!)



P. Amblard et al, *Architecture Logicielle et Matérielle* — (out of print but you can easily find it on Internet)

All you need is on Moodle (and regularly updated)



INSA INSTITUT NATIONAL
DES SCIENCES
APPLIQUÉES
LYON

[Accueil](#) [Tableau de bord](#) [Mes cours](#) [Aide](#) ▾ [Accès rapides](#) ▾



[Informatique](#) / [Informatique](#) / [Informatique](#) / [Informatique](#) / IF-3

3IF - Architecture des circuits numériques

[Cours](#) [Paramètres](#) [Participants](#) [Notes](#) [Rapports](#) [Plus](#) ▾

▾ Organisation

Course Info

Code: IF-3-AC

ECTS: 2.0

Lectures Hours: 9hrs (6*1.5hrs)

Lab Hours: 16hrs (2*2hrs + 3*4hrs)

Personal Work: 25hrs

Language: spoken French, lecture slides in English, labworks in French.

ECTS description: [EN/FR](#)

<https://moodle.insa-lyon.fr/course/view.php?id=1442>

Practical matters

Evaluation

Final exam: December 18th - 8:30AM-10h00AM

- ▶ 20 questions, 1 point per question whatever its difficulty.
- ▶ No digital device allowed.
- ▶ One single document allowed: 1 A4 paper sheet with personal notes.

Self-evaluation

Moodle quizzes will be regularly proposed to allow self-evaluation.

They will NOT be evaluated but we urge you to use them to self-evaluate your mastering of the module.

Q/A sessions

Every Monday from 1 to 2PM, Room 501.208
(Starting September 29th).

Organization of lab. works

5 lab sessions

- ▶ 2 "Travaux Dirigés" (TDs, 2h each)
- ▶ 3 "Travaux Pratiques" (TPs, 4h each)

Organization of the lab sessions

- ▶ We will use the "Digital" simulation platform (free, multi-OS, digital circuits simulator).
- ▶ Booklet with all lab instructions for the module is available on Moodle (no paper-version will be provided).
- ▶ Labwork will not be evaluated. Learning is the unique objective ...
- ▶ Final objective: Build a (very simple – 4 instructions!) "computer" able to control a scrolling display.
- ▶ **Important**: You are asked (actually summoned!) to start working on the labworks before the lab sessions.

Conclusion: Gentle warning

In this lecture we will manipulate highly non-intuitive concepts and iteratively build on these concepts...

1. All teachers say that but attending the lectures *REALLY* helps!
2. If you *start* to feel lost, don't wait! Come to the next Q/A sessions to have things explained...

Demo time