

5.3 Instruction Set Summary

				Status Bits			
			V	N	Z	C	
*	ADC(.B)	dst	dst + C → dst	X	X	X	X
	ADD(.B)	src,dst	src + dst → dst	X	X	X	X
	ADDC(.B)	src,dst	src + dst + C → dst	X	X	X	X
	AND(.B)	src,dst	src .and. dst → dst	O	X	X	X
	BIC(.B)	src,dst	.notsrc .and. dst → dst	-	-	-	-
	BIS(.B)	src,dst	src .or. dst → dst	-	-	-	-
	BIT(.B)	src,dst	src .and. dst	O	X	X	X
*	BR	dst	Branch to	-	-	-	-
	CALL	dst	PC+2 → stack, dst → PC	-	-	-	-
*	CLR(.B)	dst	Clear destination	-	-	-	-
*	CLRC		Clear carry bit	-	-	-	O
*	CLRN		Clear negative bit	-	O	-	-
*	CLRZ		Clear zero bit	-	-	O	-
	CMP(.B)	src,dst	dst - src	X	X	X	X
*	DADC(.B)	dst	dst + C → dst (decimal)	X	X	X	X
	DADD(.B)	src,dst	src + dst + C → dst (decimal)	X	X	X	X
*	DEC(.B)	dst	dst - 1 → dst	X	X	X	X
*	DECD(.B)	dst	dst - 2 → dst	X	X	X	X
*	DINT		Disable interrupt	-	-	-	-
*	EINT		Enable interrupt	-	-	-	-
*	INC(.B)	dst	Increment destination, dst +1 → dst	X	X	X	X
*	INCD(.B)	dst	Double-Increment destination, dst+2→dst	X	X	X	X
*	INV(.B)	dst	Invert destination	X	X	X	X
	JC/JHS	Label	Jump to Label if Carry-bit is set	-	-	-	-
	JEQ/JZ	Label	Jump to Label if Zero-bit is set	-	-	-	-
	JGE	Label	Jump to Label if (N .XOR. V) = 0	-	-	-	-
	JL	Label	Jump to Label if (N .XOR. V) = 1	-	-	-	-
	JMP	Label	Jump to Label unconditionally	-	-	-	-
	JN	Label	Jump to Label if Negative-bit is set	-	-	-	-

Legend: O Status bit always cleared 1 Status bit always set
 x Status bit cleared or set on results - Status bit not affected
 * Emulated Instructions

Table 5.3: MPS430 Family Instruction Set Summary

				Status Bits			
				V	N	Z	C
JNC/JLO	Label	Jump to Label if Carry-bit is reset		-	-	-	-
JNE/JNZ	Label	Jump to Label if Zero-bit is reset		-	-	-	-
MOV.(B)	src,dst	src → dst		-	-	-	-
* NOP		No operation		-	-	-	-
* POP.(B)	dst	Item from stack, SP+2 → SP		-	-	-	-
PUSH.(B)	src	SP - 2 → SP, src → @ SP		-	-	-	-
RETI		Return from interrupt TOS → SR, SP + 2 → SP TOS → PC, SP + 2 → SZP		x	x	x	x
* RET		Return from subroutine TOS → PC, SP + 2 → SP		-	-	-	-
* RLA.(B)	dst	Rotate left arithmetically		x	x	x	x
* RLC.(B)	dst	Rotate left through carry		x	x	x	x
RRA.(B)	dst	MSB → MSBLSB → C		o	x	x	x
RRC.(B)	dst	C → MSBLSB → C		x	x	x	x
* SBC.(B)	dst	Subtract carry from destination		x	x	x	x
* SETC		Set carry bit		-	-	-	1
* SETN		Set negative bit		-	1	-	-
* SETZ		Set zero bit		-	-	1	-
SUB.(B)	src,dst	dst + .not src + 1 → dst		x	x	x	x
SUBC.(B)	src,dst	dst + .not src + C → dst		x	x	x	x
SWPB	dst	swap bytes		-	-	-	-
SXT	dst	Bit7 → Bit8 Bit15		o	x	x	x
* TST.(B)	dst	Test destination		x	x	x	x
XOR.(B)	src,dst	src .xor. dst → dst		x	x	x	x

Legend: o The Status Bit is cleared 1 The Status Bit is set
 x The Status Bit is affected - The Status Bit is not affected
 * Emulated Instructions

Table 5.3: MPS430 Family Instruction Set Summary (Concluded)

Note: Emulated Instructions

All marked instructions (*) are emulated instructions. The emulated instructions use core instructions combined with the architecture and implementation of the CPU for higher code efficiency and faster execution.