

ARC: Computer Architecture

tanguy.risset@insa-lyon.fr
Lab CITI, INSA de Lyon
Version du March 30, 2026

Tanguy Risset

March 30, 2026


Table of Contents

- 1 introduction
- 2 History
- 3 Electrons and Logic
- 4 Processor Architecture
- 5 Automate
- 6 The Russian train example
- 7 Mealy and Moore Automata
- 8 Instruction Set Architecture (ISA, *assembleur* in French)
- 9 The RISC-V ISA example
- 10 Function, procédure et Pile d'exécution
- 11 Coming back to RISC-V
- 12 Pipelining RISC instructions: the "Von Neumann" cycle

ARC course presentation

- Schedule:
 - Course 4h
 - labs (TP) 20h
 - Evaluation (In french): un seul devoir papier en fin de cours
- skills and knowledge learned in ARC cours:
 - Boolean logic, arithmetics
 - combinatorial and sequential logic circuits, automata.
 - Processor architecture, datapath, compilation process, RISC architecture
 - Assembly code, link with high level programming languages
 - Simple processor design, simple assembly program analysis.
 - Link with compilation, operating systems and programming
- Moddle (open): frames, labs, various document
- Course based on the two IF architecture course: AC and AO (open courses on Moodle).

From electron to Von-Newman CPU



Computer architecture usefulness

- How to solve a problem with electrons:
- ARC is useful
 - For general knowledge of a computer scientist
 - To understand pro/cons of modern complex architectures
 - For embedded system programming





Table of Contents


- 1 introduction
- 2 History
- 3 Electrons and Logic
- 4 Processor Architecture
- 5 Automate
- 6 The Russian train example
- 7 Mealy and Moore Automata
- 8 Instruction Set Architecture (ISA, *assembleur* in French)
- 9 The RISC-V ISA example
- 10 Function, procédure et Pile d'exécution
- 11 Coming back to RISC-V
- 12 Pipelining RISC instructions: the "Von Neumann" cycle

History of computing

from Yale Babylonian Collection, $\approx$ 1600 BC



<http://www.math.ubc.ca/~cass/Euclid/ycb/ycb.html>



By Carsten Ullrich - Own work, CC BY-SA 2.5

Navigation icons: back, forward, search, etc.

Tanguy Risset

ARC: Computer Architecture

7

History of computers

Alan Turing




Z3 computer at Deutsches Museum, Munich



By Venusianer, CC BY-SA 3.0

Manchester Mark 1 1948



Navigation icons: back, forward, search, etc.

Tanguy Risset

ARC: Computer Architecture

8

◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡

-
- A schematic diagram of a MOSFET structure. It shows a central rectangular region labeled 'semi-conductor'. To its left is a vertical rectangular region labeled 'Gate'. Above the Gate is a small circle labeled 'Oxyd'. Below the Gate is a small circle labeled 'Metal'. To the right of the semi-conductor are two small circles, one labeled 'Drain' at the top and one labeled 'Source' at the bottom. Arrows point from the labels to their respective components: 'Oxyd' to the top circle, 'Metal' to the bottom circle, 'Gate' to the vertical region, 'Drain' to the top circle on the right, 'Source' to the bottom circle on the right, and 'semi-conductor' to the central region.

◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡

Boolean functions

Boole Algebra is equipped with three operations

- a unary operation, **negation**, noted NOT;
- two binary commutative, associative operations:
 - **conjunction** — AND, with 1 as neutral element;
 - **disjunction** — OR, with 0 as neutral element;
- AND is distributive over OR


If a and b are 2 boolean variables, we write:

$$\text{NOT}(a) = \bar{a}, \quad \text{AND}(a, b) = ab = a.b, \quad \text{OR}(a, b) = a + b$$

Boolean Cheat Sheet


- neutral elements: $a + 0 = a, \quad a \cdot 1 = a$
- absorbing elements: $a + 1 = 1, \quad a \cdot 0 = 0$
- idempotence: $a + a = a, \quad a \cdot a = a$
- tautology/antilogy: $a + \bar{a} = 1, \quad a \cdot \bar{a} = 0$
- commutativity: $a + b = b + a, \quad ab = ba$
- distributivity: $a + (bc) = (a + b)(a + c), \quad a(b + c) = ab + ac$
- associativity: $a + (b + c) = (a + b) + c = a + b + c,$
 $a(bc) = (ab)c = abc$
- De Morgan's law: $\overline{ab} = \bar{a} + \bar{b},$
 $\overline{a + b} = \bar{a} \cdot \bar{b}$
- others: $a + (ab) = a, \quad a + (\bar{a}b) = a + b,$
 $a(a + b) = a, \quad (a + b)(a + \bar{b}) = a$

Elementary logical gates




Amplifier:
 $F = x$

x	F
0	0
1	1




NOT: $F = \bar{x}$

x	F
0	1
1	0



AND: $F = x y$


x	y	F
0	0	0
0	1	0
1	0	0
1	1	1



NAND:
 $F = \overline{(x y)}$


x	y	F
0	0	1
0	1	1
1	0	1
1	1	0

Elementary logical gates




OR:
 $F = x + y$

x	y	F
0	0	0
0	1	1
1	0	1
1	1	1




NOR:
 $F = \overline{(x + y)}$

x	y	F
0	0	1
0	1	0
1	0	0
1	1	0



XOR:
 $F = x \oplus y$

x	y	F
0	0	0
0	1	1
1	0	1
1	1	0




XNOR:
 $F = x \odot y$

x	y	F
0	0	1
0	1	0
1	0	0
1	1	1

Combinatorial circuit Design

- 1 Boolean description of the problem:
 - Compute y and z from a , b and c
 - y is 1 if a is 1 or b and c are 1.
 - z is 1 if b or c is 1 (but not both) or if a , b et c are 1.
- 2 Truth table
- 3 Logic equation
 - $y = \bar{a}bc + a\bar{b}\bar{c} + a\bar{b}c + ab\bar{c} + abc$
 - $z = \bar{a}\bar{b}c + \bar{a}b\bar{c} + a\bar{b}c + ab\bar{c} + abc$
- 4 Optimized logic equations
 - $y = a + bc$
 - $z = ab + \bar{b}c + b\bar{c}$
- 5 logic gates



Disjunctive Normal Form (DNF)

- In Boolean logic, a logical formula in Disjunctive Normal Form (*Forme normale disjonctive* in French) if:
 - It is a disjunction of one or more clauses
 - where the clauses are conjunction of literals
 - a literal is a variable, a constant or 'not' a variable
- Otherwise put, it is an OR of ANDs.
- Example of DNF:
 - $x.\bar{y}.\bar{z} + \bar{t}.u.v$
 - $(a \wedge b) \vee \neg c$
- Example not in DNF:
 - $\overline{(x + y)}$
 - $a \vee (b \wedge (c \vee d))$

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡

-

How can it be simplified?

Simple Boolean optimization: Karnaugh Table (1)

- Karnaugh map (*tables de Karnaugh*) use a “visual” representation of a simple property:
 $(a.\bar{b}) + (a.b) = a.(\bar{b} + b) = a$
- The first step in the method is to transform the truth table (3 or 4 input variables) of the function in a two-dimensional array (split into two parts of the set of variables)
- Rows and columns are indexed by the valuations of the corresponding variables in such a way that between two rows (or columns) only one boolean value changes.

- In our example (3 variables):

a b	0 0	0 1	1 1	1 0
c				
0	0	1	1	0
1	1	0	1	1

Navigation icons: back, forward, search, etc.

Simple Boolean optimization: Karnaugh Table (2)

- Then, we try to cover all '1' of the table by forming groups.
 - each group contains only adjacent '1'
 - must form a rectangle
 - the number of elements of a group must be a power of two.
- each group correspond to a possible optimization of the DNF

a b	0 0	0 1	1 1	1 0
c				
0	0	1	1	0
1	1	0	1	1

- In our example:

- example : Three groups:

- $\bar{a}.b.\bar{c} + a.b.\bar{c}$ simplifies to $b.\bar{c}$
- $a.b.\bar{c} + a.b.c$ simplifies to $a.b$
- $a.\bar{b}.c + \bar{a}.\bar{b}.c$ simplifies to $\bar{b}.c$

- hence $z = \bar{a}\bar{b}c + \bar{a}b\bar{c} + a\bar{b}c + ab\bar{c} + abc$ simplifies to
 $z = a.b + \bar{b}.c + b.\bar{c}$

Navigation icons: back, forward, search, etc.

- A logic gate
- A wire
- Two well formed circuits next to each other
- Two well formed circuits, the outputs of one being the inputs of the other
- Two well formed circuits sharing a common input

- No cycles, no outputs connected together

- 24

-
- Bascule RS

-




Sequential logic

Sequential logic combines logic function and memorizing, it opens the way to synchronous circuits, automata, programs, algorithms....

- n bits register
- n bits counter
- state machine
- CPU
- Computer

Sequential circuit design

- Extremely complex in general.
- Many computation models:
 - Sequential
 - State machine
 - control + data-path
 - task parallelism (communicating tasks)
 - Data parallelism (data-flow)
 - Asynchronous circuits
- Important notion use every where: finite state machine (*automate*)



- Computer architecture Model (also called *Princeton* architecture) proposed after J. Von Neumann report: “First Draft of a Report on the EDVAC”.
- Usually abstracted as a processor connected to a memory
- The memory is accessed (*randomly*) with an address (i.e. unlike a Turing machine)
- The memory contains both data and program (unlike a Harvard machine).

Compilation, Assembly code and binary code

High Level Language $\Rightarrow$

Assembly code $\Rightarrow$

Binary code $\Rightarrow$

```
int a,b,c;
```

```
a = b + c;
```

```
load R0, @b
```

```
load R1, @c
```

```
add R3,R0,R1
```

```
store R3, @a
```

01001011...10101

01001010...10001

• • •

$$10010011 \dots 00011$$

Fast compilation thanks to Donald Knuth (and others..)


- The programmer:
 - Write a program (say a C program: `ex.c`)
 - Compiles it to an object program `ex.o`
 - links it to obtain an executable `ex`

content of `ex.c`


```
#include <stdio.h>

int main()
{
    printf("hello World\n");


    return(0);
}
```




Program execution on a Processor (8 general purpose registers)



Program execution on a Processor (8 general purpose registers)



Program execution on a Processor (8 general purpose registers)














Program execution on a Processor (8 general purpose registers)




Program execution on a Processor (8 general purpose registers)



Program execution on a Processor (8 general purpose registers)



Program execution on a Processor (8 general purpose registers)



- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡ ↺ 🔍 ↻

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡ ≡ ↺ 🔍 ↻

Add on: two's complement representation (2)

- Two's complement have an important property: Addition “classical” algorithm works (except that the overflow should be ignored).
- Example:
 - $-1_{10} + (-2_{10}) = 111_2 + 110_2 = 1101_2 = (\text{ignoring the carry/overflow})101_2 = -3$
 - $-1_{10} + 2_{10} = 111_2 + 010_2 = 1001_2 = (\text{ignoring the carry/overflow})001_2 = 1$
- For $x > 0$, $x \leq 2^{N-1}$, The representation of $-x$ on N bit two's complement can be obtained by:
 - Complementing each bits of x
 - adding 1 to the resulting integer
- Example:
 - with $N = 3$ and $x = 3_{10} = 011_2$, complement of x is 100_2 adding 1 gives $101_2 = -3_{10}$
 - With $N=8$ and $x = 96_{10} = 01100000_2$ complement of x is 10011111 , adding one is $-96_{10} = 10100000_2$, indeed $256 - 96 = 160 = 10100000_2$

Table of Contents


- 1 introduction
- 2 History
- 3 Electrons and Logic
- 4 Processor Architecture
- 5 Automate
- 6 The Russian train example
- 7 Mealy and Moore Automata
- 8 Instruction Set Architecture (ISA, *assembleur* in French)
- 9 The RISC-V ISA example
- 10 Function, procédure et Pile d'exécution
- 11 Coming back to RISC-V
- 12 Pipelining RISC instructions: the “Von Neumann” cycle

Notion d'automate

Notion d'automate

- Fonctionnement d'un automate
 - Initialisation de l'automate dans l'état
 - il lit les lettres du mot une par une
 - s'il trouve une transition possible, il l'exécute,
 - sinon il répond «le mot n'appartient pas au langage»;
 - si l'automate arrive à effectuer des transitions jusqu'à la dernière lettre du mot, il regarde alors dans quel état il termine:
 - si l'état appartient à la classe d'acceptation, l'automate répond «le mot appartient au » (on dit que le mot est reconnu),
 - sinon, il répond «le mot n'appartiennent pas au langage».

Notion de mot reconnu




- fee → reconnu
- feu → reconnu
- fei → non reconnu (impossible de lire 'i')
- fe → non reconnu (arrêt dans un état non final)

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡


- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡

Example from the poly




- A piece of unique train track for both train directions between the cities T. et K.
- Sensors triggered by train weight on railways will command red lights when the track is used by a train.
- Modeling:
 - A boolean A (for 'Ampoule') indicating the state of the red light
 - Two booleans (LS for Left Sensor and RS for Right sensor) indicating the states of the sensors
 - An automaton to command the red lights

The Russian train automaton




The Russian train automaton



- Circles are *states* of the automaton (e.g. NoTrain state models the cases where no train stand on the track).
- States specifies output Values (here only one: A)
- Arrows are *transitions*, labeled by event that triggered them.

Back to the Russian train example




- The Inputs are RS and LS sensors Boolean values
- The Output is the value of Boolean A
- The functions (Transition and Output) can be defined by tables $\Rightarrow$
- X means 'don't care'

s	x=(LS, RS)	s'=T(s,x)
NoTrain	00	NoTrain
NoTrain	01	TrRight
NoTrain	10	TrLeft
NoTrain	11	XXX
TrRight	0X	TrRight
TrRight	1X	TrRight2
TrRight2	1X	TrRight2
TrRight2	0X	NoTrain

s	y=F(s)
NoTrain	0
TrRight	1
TrRight2	1

Implementation of a synchronous automaton as a circuit




- s is current state, s' is next state, x are input bits, y are output bits.
- Ck and reset are not considered as inputs
- State change will occur on each rising edge of the Clock.

Implementation in Logisim

- We need to store 5 States, hence we need at least 3 bits:


value (binary)	state
100	NoTrain
000	TrRight1
001	TrRight2
010	TrLeft
011	TrLeft2



Russian train output function

- The output function is easy: A is on iff state is "NoTrain"

s	y=F(s)
NoTrain	0
TrRight	1
TrRight2	1



Russian train Transition function: more complicater

s	x=(LS, RS)	s'=T(s,x)
100 (NoTrain)	00	NoTrain
100 (NoTrain)	01	TrRight
100 (NoTrain)	10	TrLeft
100 (NoTrain)	11	XXX
000 (TrRight)	0X	TrRight
000 (TrRight)	1X	TrRight2
001 (TrRight2)	1X	TrRight2
001 (TrRight2)	0X	NoTrain
010 (TrLeft)	X0	TrLeft
010 (TrLeft)	X1	TrLeft2
011 (TrLeft2)	X1	TrLeft2
011 (TrLeft2)	X0	NoTrain

Table of Contents

- 1 introduction
- 2 History
- 3 Electrons and Logic
- 4 Processor Architecture
- 5 Automate
- 6 The Russian train example
- 7 Mealy and Moore Automata
- 8 Instruction Set Architecture (ISA, *assembleur* in French)
- 9 The RISC-V ISA example
- 10 Function, procédure et Pile d'exécution
- 11 Coming back to RISC-V
- 12 Pipelining RISC instructions: the "Von Neumann" cycle

Coming back to automata

- Automata are very widely used in computer science in different domains.
- In ARC we use them to *control the execution of dedicated synchronous circuits*
- As soon as a dedicated circuit is designed, there is an automaton designed.

- inputs



- 56

```

n := entrée N
p := entrée P
x := 0
q := 0
tant que x+p ≤ n
    x := x+p
    q := q+1
fin tant que
sortie Q := q

```



[illegible]

- ◀ ◻ ▶ ◀ ◻ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡ 🔍 ↺

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡

◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡

Examples:

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡

- ```
main() {
 int i=17;
 i=i+42;
 printf("%d\n", i);
}

⇒

(... instructions ...)
movl$17, -4(%rbp)
addl$42, -4(%rbp)
(... printf params...)
callprintf
(... instructions ...)
```

- | Adresses                    | Instructions binaires | Assembleur             |
|-----------------------------|-----------------------|------------------------|
| (...)                       |                       |                        |
| 40052c:55                   |                       | push %rbp              |
| 40052d:48 89 e5             |                       | mov %rsp,%rbp          |
| 400530:48 83 ec 10          |                       | sub \$0x10,%rsp        |
| 400534:c7 45 fc 11 00 00 00 |                       | movl \$0x11,-0x4(%rbp) |
| 40053b:83 45 fc 2a          |                       | addl \$0x2a,-0x4(%rbp) |
| 40053f:8b 45 fc             |                       | mov -0x4(%rbp),%eax    |
| 400542:89 c6                |                       | mov %eax,%esi          |
| % (...)                     |                       |                        |

# common properties of ISA

- An ISA first defines the **types of data** on which the processors can compute (32 bit memory addresses, integer of various sizes, etc.)
- Then it contains various **types of instructions**:
  - **Computation** instructions (add, sub, or, and, ...), with various **number of operands**
  - **Memory addressing** instructions (load, store)
  - **stack management** instructions (push, pop)
  - **Flow control** instructions (jumps)
  - **subroutine calls**

## Table of Contents

- 1 introduction
- 2 History
- 3 Electrons and Logic
- 4 Processor Architecture
- 5 Automate
- 6 The Russian train example
- 7 Mealy and Moore Automata
- 8 Instruction Set Architecture (ISA, *assembleur* in French)
- 9 The RISC-V ISA example
- 10 Function, procédure et Pile d'exécution
- 11 Coming back to RISC-V
- 12 Pipelining RISC instructions: the "Von Neumann" cycle

## RISC-V history


- The RISC paradigm was invented 1980 [David Patterson](#) (UC Berkeley) and [John Hennessy](#) (Stanford U.).
- They described the [MIPS](#) architecture in their books “Computer Organization and Design” and “Computer Architecture: A Quantitative Approach.”
- The MIPS was built by a commercial compagny (MIPS was in Nintendo 64, Sony PlayStation, PlayStation 2) and used in many architecture courses (including 3TC-ARC!).
- Hennessy and Patterson received the ACM A.M. Turing Award in 2017 (<https://amturing.acm.org/byyear.cfm>).

From 1980 to 2010, the development of the fifth generation of the RISC research project started and,led to the [RISC-V](#) (pronounced “risk-five”).

## RISC-V project

- RISC-V is an open instruction set architecture (ISA), this is fairly new!
- RISC-V International is a global nonprofit organization that owns and maintains the RISC-V ISA intellectual property.
- Its members range from individuals to organizations like Google, Intel, and Nvidia.

### Industry innovation on RISC-V



(from <https://www.allaboutcircuits.com/>)

# RISC-V Processor

- RISC-V is specified by its ISA (RV32I, for integer 32 bits for instance).
- Many extension of the ISA are specified (32 bits, 64 bits, 128 bits, Atomic Instructions, Compressed Instructions, etc.)
- The architecture can be pipelined or not, it can target small embedded systems or large powerfull machines.
- Each processor compagny can build it own RISC-V implementation as long as it respect the ISA specification.
- We will study the RV32I base integer ISA that implements the necessary operations to achieve basic functionality with 32-bit integers.

## RISC-V ISA basics (RV32)

- a *register-to-register* (or *load/store*) architecture
- RISC-V use 3-adress instructions (destination is the first operand)
- 32 32-bits registers (x0-x31) plus a A program counter (pc) of
- register can be name x0, x1, etc. or with their more explicit ABI names: x0 is “zero”, x1 is ra (return adress), etc (<https://en.wikichip.org/wiki/risc-v/registers>)
- x0 is hardwired to value 0
- x1 is the return adress (ra)
- x2 is the stack pointer (sp)
- 32-bit address space: Addressable memory of  $2^{32}$  bytes
  - $\Leftrightarrow 2^{30}$  words of 4 bytes

## understanding RISC assembly

- From C to assembly:

```
riscv64-linux-gnu-gcc -S NtimesN.c -o NtimesN.S
```

NtimesN.c

```
[...]
scanf("%d",&N);
i = N*N + 3*N;
printf("i=%d\n",i);
[...]
```

NtimesN.s

```
[...]
call __isoc99_scanf@plt #call to scanf
lw a5,4(sp) #N is now in a5
mulw a2,a5,a5 #a2 <- N*N
slliw a4,a5,1 #a4 <- 2*N (shift)
addw a5,a4,a5 #a4 <- 2*N+N
addw a2,a2,a5 #a5 <- N*N + 3*N
lla a1,.LC1 #printf args (To be explained later)
li a0,1 #.. explained later
call __printf_chk@plt #call to printf
[...]
```

Navigation icons: back, forward, search, etc.

Tanguy Risset

ARC: Computer Architecture

73

## RISC-V register

- 32 registers in the *register file*
- Named
  - by their number: x0 x1 ...x31
  - or by their name zero ra sp fp a0 a1 ...a7 s1 s2 ...
- x0 (zero) contains value 0
- a0 ...a7 are used to pass **arguments** of a function call
- a0 a1 are used to transmit functions **result**
- t0 ...t6 and s0 ...s11 are **working registers**, used for CPU computations
- sp is the **stack pointer**
- fp is the **frame pointer** (explained later)
- ra contains the **return address** (after the end of current function)
- gp is a pointer to global area
- tp is the thread pointer

Navigation icons: back, forward, search, etc.

Tanguy Risset

ARC: Computer Architecture

74

## Risc-V assembly addressing mode

- The addressing mode defines how the operands of each instruction are interpreted.
- RISC-V has four addressing modes:
  - **Immediate addressing**: the operand is a constant within the instruction
  - **Register addressing**: where the operand represents a register.
  - **Base addressing**: the operand is an address which is the sum of a register and a constant (sometimes called indirect addressing)
  - **PC-relative addressing**: the operand is an address which is the sum of PC and a constant

## Example of RISC-V addressing mode

- Register addressing
  - `add x1, x2, x3`
  - puts in x1 the value of x2 plus the value of x3.
  - $x1 = x2 + x3$
- Immediate addressing
  - `addi x1, x2, 0x0f`
  - `addi x1, x2, 15`
  - puts in x1 the value of x2 plus 15.
  - $x1 = x2 + 15$
- Base addressing
  - `lw x1, 12(x3)`
  - puts in x1 the value situated in memory at the address obtained by adding 12 to the content of x3.
  - $x1 = \text{Memory}[x3 + 12]$
- `bne a1, a2, label`
  - branch to address of label if values in a1 and a2 are different.
  - if  $(a1 \neq a2)$  then  $\$PC = \text{label}$

- R-types:

- Used for 3-registers instructions
- opcode is the operation code that specifies the operation
- rs1 and rs2 are the first and second source register
- rd is the destination register
- func3 and func7 are used with op to select arithmetic operation (additional opcode fields)

## I-Types instruction

- I-Types instruction are used for load, store, branch and immediate instruction.

- `rs1` is a source register
- `rd` is a destination register
- `func3` is additional opcode field
- The `imm` field is a 16 bit's integer in two's-complement code , ranging from -32 768 to 32 767 (remind that this is a problem in many cases)

- |        |  |   |  |             |  |          |  |       |  |     |  |    |  |     |  |    |  |           |  |    |  |             |  |    |  |    |  |    |  |
|--------|--|---|--|-------------|--|----------|--|-------|--|-----|--|----|--|-----|--|----|--|-----------|--|----|--|-------------|--|----|--|----|--|----|--|
| 0      |  | 6 |  | 7           |  | 7        |  | 11    |  | 12  |  | 14 |  | 15  |  | 19 |  | 20        |  | 24 |  | 25          |  | 29 |  | 30 |  | 31 |  |
| opcode |  |   |  | imm<br>[11] |  | imm[1:4] |  | func3 |  | rs1 |  |    |  | rs2 |  |    |  | imm[5:10] |  |    |  | imm<br>[12] |  |    |  |    |  |    |  |

- The `imm` split-field is a 13 bit's integer containing an address (always even hence bit 0 is implicitly 0).
- can jump from address 0 to  $2^{13}=1\text{MB}$  from `$PC`.
- For longer jump, one can use other instructions (PC absolute), barely used.

- 80

- A set of navigation icons typically found in Beamer presentations, including symbols for back, forward, search, and other slide controls.

-

## Function control flow in RISC-V

- RISC-V uses the *jump-and-link* (`jal`) instruction to call functions
  - Example:
 

```
jal ra, fact
```
  - saves the return address (i.e. the address of the following instruction) in the `ra` register and jumps to the label `label1` (code of `fact` function)
- At the end of the execution of `fact`, the instruction `ret` jumps back to the address stored in `ra` (pseudo: `jalr x0, ra, 0`)
- Arguments transmitted to `Fact` are stored in registers `a0 ... a7`
- Return values of `Fact` are stored in registers `a0, a1`

## Who save the register during Function call?

- When a function call occurs: `jal ra, fact`, who save the register?
  - The Caller (who knows which register he will use after the call)?
  - Or the callee (who knows which register he will use during its execution)?
- This convention is part of the *calling convention* or *ABI application binary interface*.
- For MIPS:
  - `ra, t0 ... t6, a0 ... a7`, are caller saved
  - `fp, s1 ... s11` are callee saved

# The Stack

- The stack is used to store all *local* information (in the sense local to the current function)
- That includes (say for function C):
  - local variable
  - Callee saved register if needed
  - Return address (i.e. the instruction following the `jal C` instruction).
  - (sometimes) the parameters passed to C
  - (sometimes) the result of C
  - In many ISA, the parameters and the results are passed through dedicated registers
- All these data constitute the **frame** of the function instance.
- the **frame pointer** points to the frame of the current function
- For MIPS, the frame pointer is `fp`

## Function B calls C

```

B ... beginning of B
 ...
 sw t0,0(sp) saving t0 in stack
 sw t1,-4(sp) saving t1 in stack
 sw a0,-8(sp) saving a0 in stack
 sub sp,sp,12 correct stack pointer
 jal ra, C call to C function
 lw a0,4(sp) restoring return adresse of B from stack
 lw t1,8(sp) restoring s1 from stack
 sw t0,12(sp) restoring s0
 add sp,sp,12 adjusst stack pointeur value
 ...
 ret end of B
 ...

```

## Sketching code of C function

```

C:
 addi sp,sp,-40 # C need 40 Bytes for its frame
 sw ra,32(sp) # store return address (inst. in B)
 sw fp,28(sp) # store frame pointer
 sw s0,24(sp) # store s0 (because C uses it)
 move fp,sp # fp <- sp: frame pointer of C set

 lw ra,32(sp) # ra <- return address (in B)
 lw fp,28(sp) # fp <- frame pointeur of B
 lw s0,24(sp) # restore s0
 addi sp,sp,40 # sp <- sp+40, restore B stack pointer
 ret # return to ra (B function)

```

# Table of Contents

- 1 introduction
- 2 History
- 3 Electrons and Logic
- 4 Processor Architecture
- 5 Automate
- 6 The Russian train example
- 7 Mealy and Moore Automata
- 8 Instruction Set Architecture (ISA, *assembleur* in French)
- 9 The RISC-V ISA example
- 10 **Function, procédure et Pile d'exécution**
- 11 Coming back to RISC-V
- 12 Pipelining RISC instructions: the "Von Neumann" cycle

# Procedure abstraction

- Let’s pause a while to come back to high level langage
- What is a function (or a procedure)?
- How its isolation mecanisme (local variable) is implemented?
- This is implemented with a very fundamental mecanism: [the Stack](#) and the [Activation Record](#) (or [Frame](#)) of each procedure.

# Notion of procedure

- Procedures (or functions) are the basic units for compilers
- Three important abstraction:
  - Control abstraction: parameter passing and result transmission
  - Memory abstraction: variable lifetime (local variables)
  - Interface: procedure's signature

# Procedure Control Transfer

- Transfer mechanism of control between procedures:
  - when calling a procedure, the control is given to the procedure called;
  - when this called procedure ends, the control is returned to the calling procedure.
  - Two calls to the same procedure create two em independent instances (or invocations).
- two useful graphic representations:
  - The call graph: represents the information written in the program.
  - The call tree: represents a particular execution.


# Call Graph

```

procedure calc;
begin { calc }
...
end;
procedure call1;
var y...
 procedure call2
 var z: ...
 procedure call3;
 var y...
 begin { call3 }
 x:=...
 calc;
 end;
 begin { call2 }
 z:=1;
 calc;
 call3;
 end;
 begin { call1 }
 call2;
 ...
end;

```

## Call Graph:




# Call Tree

```

procedure calc;
begin { calc }
...
end;
procedure call1;
var y...
 procedure call2
 var z: ...
 procedure call3;
 var y...
 begin { call3 }
 x:=...
 calc;
 end;
 begin { call2 }
 z:=1;
 calc;
 call3;
 end;
 begin { call1 }
 call2;
 end;
end;

```


## Call tree for one particular execution:



*main calls call1*  
*call1 calls call2*  
*call2 calls calc*  
*calc returns to call2*  
*call2 calls call3*  
*call3 calls calc*  
*calc returns to call3*  
*call3 returns to call2*  
*call2 returns to call1*  
*call1 returns to main*

# Execution Stack

- The transfer of control mechanism between procedures is implemented thanks to the *execution stack*.
- The programmer has this vision of virtual memory:




- The *heap* is used for dynamic allocation.
- The *stack* is used for the management of contexts of procedures (local variable, etc.)

## Function call: status of the stack

Before the call  
(AR=Activation Record)


after the call



## Activation record


- Calling a procedure: Stacking the *activation record* (or *frame*).
- Need of a dedicated pointer for that: the *activation record pointer* (ARP) or *frame pointeur* (fp))
- The frame allows to set up the *context* of the procedure.
- This frame contains
  - The space for local variables declared in the procedure
  - Information for restoring the context of the calling procedure:
    - Pointer to the frame of the calling procedure (ARP or FP for *em* frame pointer).
    - Address of the return instruction (statement following the call of the appellant proceedings).
    - Eventually save the state of the registers at the time of the call.

## Content of the Frame




# Return to calling function

avant le retour



après le retour



## Table of Contents

- 1 introduction
- 2 History
- 3 Electrons and Logic
- 4 Processor Architecture
- 5 Automate
- 6 The Russian train example
- 7 Mealy and Moore Automata
- 8 Instruction Set Architecture (ISA, *assembleur* in French)
- 9 The RISC-V ISA example
- 10 Function, procédure et Pile d'exécution
- 11 Coming back to RISC-V
- 12 Pipelining RISC instructions: the "Von Neumann" cycle

## Coming back to previous call example with B and C

- Let says: function B calls function C
- Function B wants to save t0, t1 and a0 because it will need them after the return of C.
- this is done using [the stack](#) via the [stack pointer](#) sp

## The Stack

- The stack is use to store all *local* information (in the sense local to the current function)
- That includes (say for function C):
  - local variable
  - Callee saved register if needed
  - (sometimes) Return address (i.e. the instruction following the jal ra, C instruction).
  - (sometimes) the parameters passed to C
  - (sometimes) the result of C
  - In many ISA, the parameters and the results are passed through dedicated registers
- All these data constitute the [frame](#) of the fonction instance.
- the [frame pointeur](#) points to the frame of the current function
- For RISC-V, the frame pointer is fp

## Function B calls C

```

B ... beginning of B
 ...
 sw t0,0(sp) saving t0 in stack
 sw t1,-4(sp) saving t1 in stack
 sw a0,-8(sp) saving a0 in stack
 sub sp,sp,12 correct stack pointer
 jal ra, C call to C function
 lw a0,4(sp) restoring return adresse of B from stack
 lw t1,8(sp) restoring s1 from stack
 sw t0,12(sp) restoring s0
 add sp,sp,12 adjusst stack pointeur value
 ...
 ret end of B
 ...

```

## Sketching code of C function

```

C:
 addi sp,sp,-40 # C need 40 Bytes for its frame
 sw ra,32(sp) # store return address (inst. in B)
 sw fp,28(sp) # store frame pointer
 sw s0,24(sp) # store s0 (because C uses it)
 move fp,sp # fp <- sp: frame pointer of C set

 lw ra,32(sp) # ra <- return address (in B)
 lw fp,28(sp) # fp <- frame pointeur of B
 lw s0,24(sp) # restore s0
 addi sp,sp,40 # sp <- sp+40, restore B stack pointer
 ret # return to ra (B function)

```

```
int fib (int i)
{
 if (i<=1) return(1);
 else return(fib(i-1)+fib(i-2));
}

int main (int argc, char *argv[])
{
 fib(2);
}
```

◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡ ▶ ↺ 🔍 ↻

Test :

## example 2, if-then-else

```

 beq s4, s5, Lab1
 add s6, s4, s5
 j Lab2
Lab1: sub s6, s4, s5
Lab2:

```

## example 3, looping

```

 li t2, 0
 li t3, 1
while: beq t1, zero, done
 add t2, t1, t2
 sub t1, t1, t3
 j while
done:

```

## example 4, static variable

```
.globl main
.type main, @function
.data
var1: .word 23 # declare storage for var1; initial
 # value is 23

.text
main:
 lw t0, var1 # load contents of RAM location into
 # register $t0: t0 = [var1] (= 23)
 li t1, 5 # $t1 = 5 ("load immediate")
 la t2, var1 # load address of var1
 sw t1, (t2) # store contents of register t1
 # into RAM: [var1] = t1 = 5

done:
 ir ra
```

## example 5, array accesses

```
.globl main
.type main, @function
.data
array1: .space 12 # declare 12 bytes of storage to
 # hold array of 3 integers

.text
main:
 la t0, array1 # load base address of array into
 # register $t0
 li t1, 5 # t1 = 5 ("load immediate")
 sw t1, (t0) # first array element set to 5;
 # indirect addressing
 li t1, 13 # t1 = 13
 sw t1, 4(t0) # second array element set to 13
 li t1, -7 # t1 = -7
 sw t1, 8(t0) # third array element set to -7

 ir ra
```

# Documentation on RISV-V assembly

- The RISC-V Instruction Set Manual Volume I: User-Level ISA

<https://github.com/riscv/riscv-isa-manual/releases/download/Ratified-IMAFDQC/riscv-spec-20191213.pdf>

- Risc-V assembly manual on github


<https://github.com/riscv-non-isa/riscv-asm-manual/blob/master/riscv-asm.md>

- CheatSheet on ARC Moodle site.


## Table of Contents

- 1 introduction
- 2 History
- 3 Electrons and Logic
- 4 Processor Architecture
- 5 Automate
- 6 The Russian train example
- 7 Mealy and Moore Automata
- 8 Instruction Set Architecture (ISA, *assembleur* in French)
- 9 The RISC-V ISA example
- 10 Function, procédure et Pile d'exécution
- 11 Coming back to RISC-V
- 12 **Pipelining RISC instructions: the "Von Neumann" cycle**


# Program execution on a Processor (8 general purpose registers)




# Program execution on a Processor (8 general purpose registers)



# Program execution on a Processor (8 general purpose registers)



# Program execution on a Processor (8 general purpose registers)














# Program execution on a Processor (8 general purpose registers)




## The "Von Neumann cycle"

- The so-called Von Neumann cycle is simply the **decomposition** of the execution of an instruction in **several independent stages**.
- The number of stages depend on the processor, usually 5 stages are commonly used as example:
  - Instruction Fetch (IF)**
    - Reads the instruction from memory (at address \$PC) and write it in \$IR.
  - Instruction Decode (ID)**
    - computes what needs to be computed before execution: jump address destination, access to register, etc.
  - Execute (EX)**
    - executes the instruction: ALU computation if needed
  - Memory Access (MEM)**
    - Loads (or stores) data from memory if needed
  - Write Back (WB)**
    - Writes the result into the register if needed




# example of MIPS pipeline CPU architecture

- Taken from Henessy/patterson book



## Illustration of bubble on MIPS


- When next instruction cannot be fetched directly (because it need the result of previous instruction for instance) it creates a “bubble”
- For instance: an addition using a register that was just loaded
- The value of the register will be available after the MEM stage of first instruction, hence we can delay on only on cycle, provided there is a *shortcut*.






# First possible execution: without pipeline

- Before execution starts, \$PC contains the address of the first instruction: 100




## cycle 1

- Instruction Fetch




## cycle 2

### • Instruction Decode




## cycle 3

### • Execute (nothing for load)




## cycle 4

### Memory access




## cycle 5

### Write Back



## cycle 6

- increment \$PC
- Fetch next instruction
- etc. etc.




## Counting CPI for non-pipelined architecture

- CPI= Cycle per instruction
- 5 cycles for executing on instruction
- $\Rightarrow$  15 cycles for 3 instructions.


## Example of pipelined execution

- Instruction Fetch (for 'load' instruction)




## cycle 2

- Instruction Decode (for load)
- Instruction Fetch (for 'nothing' because of a bubble: instruction 'add' delayed)




## cycle 3

- Execute (for load: nothing to do)
- Instruction Decode (for 'nothing')
- Instruction fetch (for 'add')




## cycle 4

- Memory access (for load)
- Execute (for 'nothing')
- Instruction Decode (for add)
- Instruction fetch (for store)



## cycle 5

- Write Back (instruction load)
- Memory access (for 'nothing')
- Execute (instruction add: bypass)
- Instruction Decode store




Tanguy Risset

ARC: Computer Architecture

135

## cycle 6

- Write Back (for 'nothing')
- Memory access (instruction add, nothing to do)
- Execute (instruction store: nothing to do)




Tanguy Risset

ARC: Computer Architecture

136

## cycle 7

- Write Back (instruction add)
- Memory access (instruction store: bypass)



## Counting CPI for both architectures

- Non-pipelined architecture:
  - 5 cycles for one instruction
  - $\Rightarrow$  15 cycles for 3 instructions.
- Pipelined architecture:
  - 5 cycles for one instruction
  - 8 cycles for 3 instructions.
  - $\Rightarrow$  without bubbles, one instruction per cycle
  - A 'jump' instruction interrupt the pipeline (need to wait for the address decoding to fetch next instruction)  $\Rightarrow$  *pipeline stall*
  - Some ISA allow to use these *delay slots*: one or two instruction *after* the jump are executed before the jump occurs.








## Compilation: the front-end

- The front end of an embedded code compiler uses the same techniques as traditional compilers (we can want to include assembler parts directly)
- Parsing LR(1): the parser is usually generated with dedicated *metacompilation* tools such as Flex et bison for GNU

## Compilation: The middle-end

- Some phases of optimizations are added, they can be very calculative
- Some example of optimisation independent of the target machine architecture
  - Elimination of redundant expressions
  - dead code elimination
  - constant propagation
- Warning: optimization can hinder the understanding of the assembler (use the -O0 options with `tt gcc`)



## Compilation: The back-end

- The code generation phase is dedicated to architecture target. Retargetable compilation techniques are used for architectural families.
- The most important steps important are:
  - Code selection
  - Register allocation
  - instruction scheduling

- The gcc command runs several program depending on the options
  - The pre-processor cpp
  - The compiler cc1
  - The assembleur gas
  - The Linker ld
- gcc -v allow to visualize the different programs called by gcc

## The pre-processor cpp or gcc -E

- the task of the pre-processor are :
  - elimination of comments,
  - inclusion of source files
  - macro substitution (#define)
  - conditionnal compilation.
- Example:

ex1.c

```
#define MAX(a, b) ((a) > (b) ? (a) : (b))
...
f=MAX(3,b);
```

ex1.i

```
#define MAX(a, b) ((a) > (b) ? (a) : (b))
...
f=((3) > (b) ? (3) : (b));
```

- ```
void main()
{ int i;
  i=0;

  while (1)
  {
    i++;
    nop();
  }
}
```

mov	#2558, SP	; stack initialization de la pile
mov	r1, r4	; r4 <- SP
mov	#0, 0(r4)	; i initialization
inc	0(r4)	; i++
nop		; nop();
jmp	\$-6	; unconditionnal jump (PC-6):
incd	SP	;
br	#0x1158	;

Assembly code produce by mspgcc -S

```
.text
.p2align 1,0
.global      main
.type        main,@function
main:
/* prologue: frame size = 2 */
.L__FrameSize_main=0x2
.L__FrameOffset_main=0x6
    mov      #(__stack-2), r1
    mov      r1,r4
/* prologue end (size=3) */
    mov      #llo(0), @r4
.L2:
    add      #llo(1), @r4
    nop
    jmp      .L2
/* epilogue: frame size=2 */
    add      #2, r1
    br       #__stop_progExec__
/* epilogue end (size=3) */
/* function main size 14 (8) */
```

Tanguy Risset

ARC: Computer Architecture

153

Assembler as ou gas

- transform an assembly code into object code (binaire representation of symbolic assembly code)
- Option -c of gcc allow to combine compilation et assembly
gcc -c main.c -o main.o

Tanguy Risset

ARC: Computer Architecture

154

Linking: 1d

- Produce the executable (a.out by default) from object code of programs and library used
- There are two ways to use libraries in a program
 - Dynamic or shared libraries (default option): the code of the library is not included in the executable, the system dynamically loads the code of the library in memory when calling the program. We need than only *one* version of the library in memory even if several programs use the same library. The library must be em installed on the machine, before running the code.
 - Static libraries: the code of the library is included in the executable. The executable file is bigger but you can run it on a machine on which the library is not installed.

Binary file manipulation

Some usefull command:

- nm
Allow to know symboles (i.e. label: function names) used in an object file or executable

```
trisset@hom\$ nm fib.elf | grep main
000040c8 T main
```
- objdump allow to anlayze a binary file. For instance it can get correspondance between binary representation and assembly code

```
trisset@hom$ objdump -f fib
fib:      file format elf32-msp430
architecture: msp:43, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00001100
```