





- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡

◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡




# Computer architecture usefulness

- How to solve a problem with electrons:
- ARC is useful
  - For general knowledge of a computer scientist
  - To understand pro/cons of modern complex architectures
  - For embedded system programming



## Table of Contents

- 1 introduction
- 2 History
- 3 Electrons and Logic
- 4 Processor Architecture
- 5 Automate
- 6 Automata in langage theory
- 7 The Russian train example
- 8 Coming back to generic automata
- 9 Introduction
- 10 The "Von Neumann" cycle (Instruction stages)
- 11 Instruction Set Architecture (ISA)
- 12 MIPS ISA
- 13 Function, procedure et Pile d'execution
- 14 Coming back to MIPS
- 15 Some additionnal useful information
  - Example of MIPS code



◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ≡ ▶ ◀ ≡ ≡ ▶ ≡ ≡ ≡ ▶ ↺ 🔍 ↻

- 
- A schematic diagram of a MOSFET structure. It shows a central rectangular region labeled 'semi-conductor'. To its left is a vertical rectangular region labeled 'Gate'. Above the gate is a horizontal line labeled 'Oxyd'. Below the gate is a horizontal line labeled 'Metal'. To the right of the semiconductor region are two vertical rectangular regions labeled 'Drain' (top) and 'Source' (bottom). Arrows point from the labels to their respective parts: 'Oxyd' to the top line, 'Metal' to the bottom line, 'Gate' to the left region, 'Drain' to the top right region, 'Source' to the bottom right region, and 'semi-conductor' to the central region.


◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡

- 
- The diagram illustrates the basic components and logic gates of CMOS technology. It is organized into two columns and three rows.
- Top Row: Transistor Structures**
    - nMOS:** Shows an nMOS transistor with labels: "source" at the top, "grille" (gate) on the left, "drain" at the bottom, and  $g=1$  indicating the gate is connected to a high signal.
    - pMOS:** Shows a pMOS transistor with labels: "source" at the top, "grille" (gate) on the left, "drain" at the bottom, and  $g=0$  indicating the gate is connected to a low signal.
  - Middle Row: Inverter and NAND Gate**
    - Inverseur (Inverter):** Shows an nMOS transistor with its gate connected to its drain. The input  $x$  is connected to the gate. The output  $\bar{x}$  is taken from the drain. The source is connected to ground (0). The top terminal is connected to a high signal (1).
    - porte NAND (NAND gate):** Shows a pMOS transistor (top) and an nMOS transistor (bottom) connected in series. The input  $x$  is connected to the gates of both. The input  $y$  is connected to the gate of the nMOS transistor. The output  $\overline{(xy)}$  is taken from the common drain connection. The top terminal is connected to a high signal (1), and the bottom terminal is connected to ground (0).
  - Bottom Row: NOR Gate**
    - porte NOR (NOR gate):** Shows a pMOS transistor (top) and two nMOS transistors (bottom) connected in series. The input  $x$  is connected to the gates of both nMOS transistors. The input  $y$  is connected to the gate of the top nMOS transistor. The output  $\overline{(x+y)}$  is taken from the common drain connection of the two nMOS transistors. The top terminal is connected to a high signal (1), and the bottom terminal is connected to ground (0).

- 12


$$\text{NOT}(a) = \bar{a}, \quad \text{AND}(a, b) = ab = a.b, \quad \text{OR}(a, b) = a + b$$

# Elementary logical gates




Amplifier:  
 $F = x$

x	F
0	0
1	1




NOT:  $F = \bar{x}$

x	F
0	1
1	0



AND:  $F = x y$


x	y	F
0	0	0
0	1	0
1	0	0
1	1	1



NAND:  
 $F = \overline{(x y)}$


x	y	F
0	0	1
0	1	1
1	0	1
1	1	0

# Elementary logical gates



OR:  
 $F = x + y$

x	y	F
0	0	0
0	1	1
1	0	1
1	1	1




NOR:  
 $F = \overline{(x + y)}$

x	y	F
0	0	1
0	1	0
1	0	0
1	1	0



XOR:  
 $F = x \oplus y$

x	y	F
0	0	0
0	1	1
1	0	1
1	1	0




XNOR:  
 $F = x \odot y$

x	y	F
0	0	1
0	1	0
1	0	0
1	1	1



# Combinatorial circuit Design

- 1 Boolean description of the problem:
  - Compute  $y$  and  $z$  from  $a$ ,  $b$  and  $c$
  - $y$  is 1 if  $a$  is 1 or  $b$  and  $c$  are 1.
  - $z$  is 1 if  $b$  or  $c$  is 1 (but not both) or if  $a$ ,  $b$  et  $c$  are 1.
- 2 Truth table
- 3 Logic equation
  - $y = \bar{a}bc + a\bar{b}\bar{c} + \bar{a}bc + ab\bar{c} + abc$
  - $z = \bar{a}\bar{b}c + \bar{a}b\bar{c} + a\bar{b}\bar{c} + ab\bar{c} + abc$
- 4 Optimized logic equations
  - $y = a + bc$
  - $z = ab + \bar{b}c + b\bar{c}$
- 5 logic gates



# Disjunctive Normal Form (DNF)

- In Boolean logic, a logical formula in Disjunctive Normal Form (*Forme normale disjonctive* in French) if:
  - It is a disjunction of one or more clauses
  - where the clauses are conjunction of literals
  - a literal is a variable, a constant or 'not' a variable
- Otherwise put, it is an OR of ANDs.
- Example of DNF:
  - $x.\bar{y}.\bar{z} + \bar{t}.u.v$
  - $(a \wedge b) \vee \neg c$
- Example not in DNF:
  - $\overline{(x + y)}$
  - $a \vee (b \wedge (c \vee d))$

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ≡ ▶ ◀ ≡ ≡ ▶ ≡ ≡ ≡ ▶ ↺ 🔍 ↻

- ← ← ← ← ←

How can it be simplified?

## Simple Boolean optimization: Karnaugh Table (1)

- Karnaugh map (*tables de Karnaugh*) use a “visual” representation of a simple property:  
 $(a.\bar{b}) + (a.b) = a.(\bar{b} + b) = a$
- The first step in the method is to transform the truth table (3 or 4 input variables) of the function in a two-dimensional array (split into two parts of the set of variables)
- Rows and columns are indexed by the valuations of the corresponding variables in such a way that between two rows (or columns) only one boolean value changes.

- In our example (3 variables):

a b	0 0	0 1	1 1	1 0
c				
0	0	1	1	0
1	1	0	1	1

Navigation icons: back, forward, search, etc.

## Simple Boolean optimization: Karnaugh Table (2)

- Then, we try to cover all '1' of the table by forming groups.
  - each group contains only adjacent '1'
  - must form a rectangle
  - the number of elements of a group must be a power of two.
- each group correspond to a possible optimization of the DNF

- In our example:

a b	0 0	0 1	1 1	1 0
c				
0	0	1	1	0
1	1	0	1	1

- example : Three groups:
  - $\bar{a}.b.\bar{c} + a.b.\bar{c}$  simplifies to  $b.\bar{c}$
  - $a.b.\bar{c} + a.b.c$  simplifies to  $a.b$
  - $a.\bar{b}.c + \bar{a}.\bar{b}.c$  simplifies to  $\bar{b}.c$
- hence  $z = \bar{a}\bar{b}c + \bar{a}b\bar{c} + a\bar{b}c + ab\bar{c} + abc$  simplifies to  
 $z = a.b + \bar{b}.c + b.\bar{c}$

Navigation icons: back, forward, search, etc.

## Well formed circuits

As far as combinatorial circuits are concerned, a “Well formed” circuit is:

- A logic gate
- A wire
- Two well formed circuits next to each other
- Two well formed circuits, the outputs of one being the inputs of the other
- Two well formed circuits sharing a common input

It can be shown that it correspond to an acyclic graph of logic gates.

- No cycles, no outputs connected together

## Usefull combinatorics logic components

- $n$  input multiplexer
- decoder  $\log(n) \rightarrow n$
- $n$  bits adder
- $n$  bits comparator
- $n$  bits ALU
- etc.

- 

- Flip-Flop (register)

## Sequential logic

Sequential logic combines logic function and memorizing, it opens the way to synchronous circuits, automata, programs, algorithms....

- $n$  bits register
- $n$  bits counter
- state machine
- CPU
- Computer

## Sequential circuit design


- Extremely complex in general.
- Many computation models:
  - Sequential
    - State machine
    - control + data-path
  - task parallelism (communicating tasks)
  - Data parallelism (data-flow)
  - Asynchronous circuits
- Important notion use every where: finite state machine (*automate*)

# Logic in ARC: Digital software

In ARC: use of Digital software

(<https://github.com/hneemann/Digital>)


- Design basic logic components (TD1)
- Design of a memory (sequential component, TD2)
- Design of dedicated circuit: integer division (TD3).



## Table of Contents

- 1 introduction
- 2 History
- 3 Electrons and Logic
- 4 **Processor Architecture**
- 5 Automate
- 6 Automata in langage theory
- 7 The Russian train example
- 8 Coming back to generic automata
- 9 Introduction
- 10 The "Von Neumann" cycle (Instruction stages)
- 11 Instruction Set Architecture (ISA)
- 12 MIPS ISA
- 13 Function, procedure et Pile d'execution
- 14 Coming back to MIPS
- 15 Some additional useful information
  - Example of MIPS code

# What is a Von Neumann machine?



- Computer architecture Model (also called *Princeton* architecture) proposed after J. Von Neumann report: “First Draft of a Report on the EDVAC”.
- Usually abstracted as a **processor connected to a memory**
- The memory is accessed (*randomly*) with an **address** (i.e. unlike a Turing machine)
- The memory contains **both data and program** (unlike a Harvard machine).

## How does it work?

Compilation, Assembly code and binary code

High Level Language  $\Rightarrow$  Assembly code  $\Rightarrow$  Binary code  $\Rightarrow$


<code>int a,b,c;</code>	<code>load R0, @b</code>	<code>01001011...10101</code>
<code>a = b + c;</code>	<code>load R1, @c</code>	<code>01001010...10001</code>
	<code>add R3,R0,R1</code>	<code>...</code>
	<code>store R3, @a</code>	<code>10010011...00011</code>



- content of ex.c

```

graph LR
    ex_c[ex.c] --> gcc_c[gcc -c ex.c]
    gcc_c --> ex_o[ex.o]
    ex_o --> gcc_o[gcc ex.o -o ex]
    stdio_h[stdio.h] --> gcc_c
    libstd_a[libstd.a] --> gcc_o
    ex_c --> gcc_o
    gcc_o --> ex_exe[ex]
  
```



















- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ≡ ▶ ◀ ≡ ≡ ▶ ≡ ≡ ≡ ▶ ↺ 🔍 ↻

- A set of navigation icons typically found in Beamer presentations, including symbols for back, forward, search, and other slide controls.

## Add on: two's complement representation (2)

- Two's complement have an important property: Addition “classical” algorithm works (except that the overflow should be ignored).
- Example:
  - $-1_{10} + (-2_{10}) = 111_2 + 110_2 = 1101_2 = (\text{ignoring the carry/overflow}) 101_2 = -3$
  - $-1_{10} + 2_{10} = 111_2 + 010_2 = 1001_2 = (\text{ignoring the carry/overflow}) 001_2 = 1$
- For  $x > 0$ ,  $x \leq 2^{N-1}$ , The representation of  $-x$  on  $N$  bit two's complement can be obtained by:
  - Complementing each bits of  $x$
  - adding 1 to the resulting integer
- Example:
  - with  $N = 3$  and  $x = 3_{10} = 011_2$ , complement of  $x$  is  $100_2$  adding 1 gives  $101_2 = -3_{10}$
  - With  $N=8$  and  $x = 96_{10} = 01100000_2$  complement of  $x$  is  $10011111$ , adding one is  $-96_{10} = 10100000_2$ , indeed  $256 - 96 = 160 = 10100000_2$

## Table of Contents

- 1 introduction
- 2 History
- 3 Electrons and Logic
- 4 Processor Architecture
- 5 Automate
- 6 Automata in langage theory
- 7 The Russian train example
- 8 Coming back to generic automata
- 9 Introduction
- 10 The “Von Neumann” cycle (Instruction stages)
- 11 Instruction Set Architecture (ISA)
- 12 MIPS ISA
- 13 Function, procÃ©dure et Pile d'execution
- 14 Coming back to MIPS
- 15 Some additionnal useful information
  - Example of MIPS code

- A set of navigation icons typically found in Beamer presentations, including symbols for back, forward, search, and other slide controls.

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡ ◀ ↺ 🔍 ↻

- 
- ```


graph LR
    start(( )) --> s0((s0))
    s0 -- f --> S1((S1))
    S1 -- e --> S2((S2))
    S2 -- e --> S3(((S3)))
  
```

- 
- ```

graph LR
    start(( )) --> s0((s0))
    s0 -- f --> S1((S1))
    S1 -- e --> S2((S2))
    S2 -- e --> S3(((S3)))
    S2 -- u --> S4(((S4)))
  
```

- 
- ```

graph TD
    E0((Etat 0)) -- a --> E1((Etat 1))
    E1 -- a --> E2((Etat 2))
    E2 -- b --> E3(((Etat 3)))
    E3 -- a --> E1
    E3 --> E3
  
```




- Les mots décrits par des expressions régulières peuvent être reconnus par des automates

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡ ◀ ↺ 🔍 ↻

- A piece of unique train track for both train directions between the cities T. et K.
- Sensors triggered by train weight on railways will command red lights when the track is used by a train.
- Modeling:
  - A booleen A (for 'Ampoule') indicating the state of the red light
  - Two booleans (LS for Left Sensor and RS for Righth sensor) indicating the states of the sensors
  - An automaton to command the red lights





50




- The Inputs are RS and LS sensors Boolean values
- The Output is the value of Boolean A
- The functions (Transition and Output) can be defined by tables  $\Rightarrow$
- X means 'don't care'

| s        | x=(LS, RS) | s'=T(s,x) |
|----------|------------|-----------|
| NoTrain  | 00         | NoTrain   |
| NoTrain  | 01         | TrRight   |
| NoTrain  | 10         | TrLeft    |
| NoTrain  | 11         | XXX       |
| TrRight  | 0X         | TrRight   |
| TrRight  | 1X         | TrRight2  |
| TrRight2 | 1X         | TrRight2  |
| TrRight2 | 0X         | NoTrain   |

| s        | $y=F(s)$ |
|----------|----------|
| NoTrain  | 0        |
| TrRight  | 1        |
| TrRight2 | 1        |

## Implementation of a synchronous automaton as a circuit



- s is current state, s' is next state, x are input bits, y are output bits.
- Ck and reset are not considered as inputs
- State change will occur on each rising edge of the Clock.

- 
- ```

graph LR
    State["State  
reg (32b)  
en0"] -- Clear --> x1["x1"]

```

value (binary)	state
100	NoTrain
000	TrRight1
001	TrRight2
010	TrLeft
011	TrLeft2

- [illegible]

## Russian train Transition function

- The general method is to start from the truth tables (previous slide) and to apply a systematic method to build a logic function that corresponds to this table (see course 1)
- Or we can use a property of the transition table.
- For instance here, we remark that there is only one event that produces a change of state, in any state



- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ≡ ▶ ◀ ≡ ≡ ▶ ≡ ≡ ≡ ▶ ↺ 🔍 ↻

◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡



- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡

◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ≡ ▶ ◀ ≡ ≡ ▶ ≡ ≡ ≡ ▶ ↺ 🔍 ↻

◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡





- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡



















- 69

A set of navigation icons typically found in Beamer presentations, including symbols for back, forward, search, and other slide controls.

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ≡ ▶ ◀ ≡ ≡ ▶ ≡ ≡ ≡

- 


◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ≡ ▶ ◀ ≡ ≡ ▶ ≡ ≡ ≡ ▶ ↺ 🔍 ↻

- 
- The diagram illustrates the internal structure of a 5-stage MIPS processor. The stages are labeled IF/ID, ID/EX, EX/MEM, and MEM/WB. The PC (Program Counter) is updated by a 4-bit Adder in the IF/ID stage. The Instruction Memory provides the instruction to the IF/ID stage. The Register File provides the read data to the ID/EX stage. The Sign extender extends the 16-bit sign to 32 bits. The Shift left 2 operation is used for the ALU. The ALU result is used to update the PC and the Data Memory. The Zero flag is used to update the PC. The Data Memory read data is used to update the PC. The Data Memory write data is used to update the PC. The PC is updated by a 4-bit Adder in the IF/ID stage.


## Illustration of bubble on MIPS

- When next instruction cannot be fetched directly (because it need the result of previous instruction for instance) it creates a “bubble”
- For instance: an addition using a register that was just loaded
- The value of the register will be available after the MEM stage of first instruction, hence we can delay on only on cycle, provided there is a *shortcut*.



## Another illustration of instruction pipeline

- Go back to our previous representation of the processor and memory:
- Von Neumann computer= Memory + CPU
- CPU= = control Unit + Datapath
- Datapath= ALU + Register file




- ```
la R0,500
add R1, R0, 1
sw R1,500
```

- 
- The diagram illustrates a processor architecture with the following components:
- Processor**
    - Control unit**
      - PC**: Program Counter, currently holding the value 100.
      - IR**: Instruction Register, currently empty.
    - Datapath**
      - ALU**: Arithmetic Logic Unit.
      - Register File**: Contains four registers labeled R0, R1, R2, and R3, all currently empty.
  - Memory**
    - A memory table showing instructions at addresses 100, 104, and 108.
    - A specific memory location at address 500 containing the value 10.
- Arrows indicate data flow: from PC to IR, from IR to ALU, and from ALU back to IR. A bidirectional arrow labeled "control/status" connects the Control unit and the Datapath. Arrows also point from the PC and IR to the Memory table.
- |     |             |
|-----|-------------|
| 100 | la R0,500   |
| 104 | add R1,R0,1 |
| 108 | sw R1,500   |
- |     |    |
|-----|----|
| 500 | 10 |
|     |    |


# cycle 1

## • Instruction Fetch




# cycle 2

## • Instruction Decode




# cycle 3

- Execute (nothing for load)



# cycle 4

- Memory access



The diagram illustrates a processor and memory system. The Processor is divided into a Control unit and a Datapath. The Control unit contains the Program Counter (PC) and Instruction Register (IR). The Datapath contains the ALU and the Register File. The Memory contains a table of instructions and a value table.

**Processor**

- Control unit**
  - PC: 100
  - IR: la R0,500
- Datapath**
  - ALU
  - Register File
    - R0: 10
    - R1: (empty)
    - R2: (empty)
    - R3: (empty)

**Memory**

|     |             |
|-----|-------------|
| 100 | la R0,500   |
| 104 | add R1,R0,1 |
| 108 | sw R1,500   |

|     |    |
|-----|----|
| 500 | 10 |
|     |    |

Arrows indicate data flow: PC to IR, IR to ALU, ALU to Register File, and Register File to ALU. The Memory table shows instructions at addresses 100, 104, and 108. The value table shows the value 10 at address 500.

- 
- The diagram illustrates the interaction between a processor and memory. The processor is divided into a control unit and a datapath. The control unit contains the Program Counter (PC) and Instruction Register (IR). The datapath contains the ALU and the Register File. The memory contains a table of instructions and a value.
- Processor**
- Control unit**
- PC: 104
- IR: add R0, R1, 1
- Datapath**
- ALU
- Register File: R0, R1, R2, R3
- Memory**
- |     |             |
|-----|-------------|
| 100 | la R0,500   |
| 104 | add R1,R0,1 |
| 108 | sw R1,500   |
- 500: 10



- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ≡ ▶ ◀ ≡ ≡ ▶ ≡ ≡ ≡ ▶ ↺ 🔍 ↻

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡ ▶ ↺ 🔍 ↻

- 
- The diagram illustrates the internal components and state of a processor during a memory load operation. The **Processor** is divided into a **Control unit** and a **Datapath**.
- Control unit:** Contains the **PC** (Program Counter) with the value 104 and the **IR** (Instruction Register), which is currently empty. Arrows indicate that the PC provides the address for the next instruction in memory, and the IR receives the instruction from memory.
  - Datapath:** Contains the **ALU** (Arithmetic Logic Unit) and the **Register File** (R0, R1, R2, R3). The ALU is currently empty. The Register File contains four registers, each represented by an empty box. Arrows show data flow between the ALU and the Register File.
  - Memory:** Contains instructions at addresses 100, 104, and 108, and a value 10 at address 500.
 

|     |             |
|-----|-------------|
| 100 | la R0,500   |
| 104 | add R1,R0,1 |
| 108 | sw R1,500   |

|     |    |
|-----|----|
| 500 | 10 |
|     |    |
- Arrows indicate the flow of data and control:
  - The **PC** points to the **Memory** to fetch the next instruction.
  - The **Memory** provides the instruction to the **IR**.
  - The **IR** provides the instruction to the **ALU** (labeled "load").
  - The **ALU** provides control/status information back to the **IR** (labeled "control/status").
  - The **ALU** and **Register File** are connected by bidirectional arrows.

- 
- The diagram illustrates a processor and its interaction with memory. The **Processor** is divided into a **Control unit** and a **Datapath**.
- Control unit:** Contains the **PC** (Program Counter) and the **IR** (Instruction Register). The PC currently holds the value 104, and the IR holds the instruction `add R1,R0,1`.
  - Datapath:** Contains the **ALU** (Arithmetic Logic Unit) and the **Register File**. The Register File has four registers: R0 (value 10), R1 (empty), R2 (empty), and R3 (empty). The ALU is connected to the Register File and the Control unit via **control/Status** signals.
- The **Memory** is shown as a table of instructions and a separate data location:
- | Address | Instruction              |
|---------|--------------------------|
| 100     | <code>la R0,500</code>   |
| 104     | <code>add R1,R0,1</code> |
| 108     | <code>sw R1,500</code>   |
- Below the memory table, a separate memory location is shown:
- |     |    |
|-----|----|
| 500 | 10 |
|     |    |
- Arrows indicate the flow of information: the PC points to the IR, the IR points to the ALU, and the ALU points back to the IR. The PC also points to the Memory, and the Memory points back to the PC. The Register File points to the ALU, and the ALU points back to the Register File.

- 89

- 90

- 
- The diagram illustrates the MIPS processor architecture, divided into three main sections: Processor, Datapath, and Memory.
- Processor:** Contains the Control unit and the Datapath.
- Control unit:** Contains the Program Counter (PC) and Instruction Register (IR). The PC holds the value 120. The IR is empty.
- Datapath:** Contains the ALU and the Register File. The ALU is labeled "add". The Register File contains four registers: R0 (value 10), R1 (empty), R2 (empty), and R3 (empty).
- Memory:** Contains instructions and data. The instructions are:
- |     |             |
|-----|-------------|
| 100 | la R0,500   |
| 104 | add R1,R0,1 |
| 108 | sw R1,500   |
- The data at address 500 is:
- |     |    |
|-----|----|
| 500 | 10 |
|     |    |
- Arrows indicate the flow of control/status signals and data between components.

cycle 7

- 
- The diagram illustrates the internal components and data flow of a processor and its interaction with memory.
- Processor**
- Control unit**
    - PC (Program Counter)**: Contains the value 124.
    - IR (Instruction Register)**: Receives instructions from memory.
  - Datapath**
    - ALU (Arithmetic Logic Unit)**: Performs operations like 'add'.
    - Register File**: Contains registers R0, R1, R2, and R3. R0 contains 10, and R1 contains 11.
- Memory**
- Instruction Memory**: Contains instructions at addresses 100, 104, and 108.
 

|     |             |
|-----|-------------|
| 100 | la R0,500   |
| 104 | add R1,R0,1 |
| 108 | sw R1,500   |
  - Data Memory**: Contains data at address 500.
 

|     |    |
|-----|----|
| 500 | 11 |
|-----|----|
- Data Flow**
- The **PC** provides the address for the **IR**.
  - The **IR** provides the instruction to the **ALU**.
  - The **ALU** performs operations on data from the **Register File**.
  - The **Register File** provides data to the **ALU** and the **Memory** (for the 'sw' instruction).

## Counting CPI for both architectures

- Non-pipelined architecture:
  - 5 cycles for one instruction
  - $\Rightarrow$  15 cycles for 3 instructions.
- Pipelined architecture:
  - 5 cycles for one instruction
  - 8 cycles for 3 instructions.
  - $\Rightarrow$  without bubbles, one instruction per cycle
  - A 'jump' instruction interrupt the pipeline (need to wait for the address decoding to fetch next instruction)  $\Rightarrow$  *pipeline stall*
  - Some ISA allow to use these *delay slots*: one or two instruction *after* the jump are executed before the jump occurs.

## Table of Contents

- 1 introduction
- 2 History
- 3 Electrons and Logic
- 4 Processor Architecture
- 5 Automate
- 6 Automata in langage theory
- 7 The Russian train example
- 8 Coming back to generic automata
- 9 Introduction
- 10 The "Von Neumann" cycle (Instruction stages)
- 11 Instruction Set Architecture (ISA)**
- 12 MIPS ISA
- 13 Function, procÃ©dure et Pile d'execution
- 14 Coming back to MIPS
- 15 Some additionnal useful information
  - Example of MIPS code

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ≡ ▶ ◀ ≡ ≡ ▶ ≡ ≡ ≡ ▶ ↺ 🔍 ↻

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡

# RISC: Reduced Instruction Set Computer

- Small simple instructions, all having the same size, and (almost) the same execution time.
- no complex instruction
- Clock speed increase with pipelining (between 3 and 7 pipeline stages)
- Code simpler to generate but less compact
- Every modern processor use this paradigm: SPARC, MIPS, ARM, PowerPC, etc.

| 2 operands instruction |    |    |           |    |    |   |    |     |    |   |   |           |   |   |   |
|------------------------|----|----|-----------|----|----|---|----|-----|----|---|---|-----------|---|---|---|
| 15                     | 14 | 13 | 12        | 11 | 10 | 9 | 8  | 7   | 6  | 5 | 4 | 3         | 2 | 1 | 0 |
| opcode                 |    |    | Dest reg. |    |    |   | Ad | B/W | As |   |   | Dest reg. |   |   |   |

- `PUSB.B R4`
- `JNE -56`
- `ADD.W R4,R4`

## Exemple de Pentium ISA

```
(... instructions ...)  
movl $17, -4(%rbp)  
addl $42, -4(%rbp)  
(... printf params... )  
call printf  
(... instrucitons ...)
```



# Disassembly

- compile the assembly code: `gcc toto.s -o toto`
- disassemble with `objdump`:  
`objdump -d toto`

| Adresses                     | Instructions binaires | Assembleur             |
|------------------------------|-----------------------|------------------------|
| (...)                        |                       |                        |
| 40052c: 55                   |                       | push %rbp              |
| 40052d: 48 89 e5             |                       | mov %rsp,%rbp          |
| 400530: 48 83 ec 10          |                       | sub \$0x10,%rsp        |
| 400534: c7 45 fc 11 00 00 00 |                       | movl \$0x11,-0x4(%rbp) |
| 40053b: 83 45 fc 2a          |                       | addl \$0x2a,-0x4(%rbp) |
| 40053f: 8b 45 fc             |                       | mov -0x4(%rbp),%eax    |
| 400542: 89 c6                |                       | mov %eax,%esi          |
| % (...)                      |                       |                        |

## common properties of ISA

- An ISA first defines the **types of data** on which the processors can compute (32 bit memory addresses, integer of various sizes, etc.)
- Then it contains various **types of instructions**:
  - **Computation** instructions (add, sub, or, and, ...), with various **number of operands**
  - **Memory addressing** instructions (load, store)
  - **stack management** instructions (push, pop)
  - **Flow control** instructions (jumps)
  - **subroutine calls**

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ≡ ▶ ◀ ≡ ≡ ▶ ≡ ≡ ≡ ▶ ↺ 🔍 ↻

◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡

## Memory addressing operation

- Basic read/write:
  - Read  $[R2] \rightarrow R5$   
reads the content of address contained in R2, place the result in R5
  - conversely: Write  $R3 \rightarrow [R6]$
  - With a constant: Read  $[\#46] \rightarrow R5$
- indirect addressing:
  - Read  $[R2+R3] \rightarrow R5$   
 $((R5 \leftarrow [R2+R3]))$
- with auto-increment
  - Read  $[R2+] \rightarrow R5$   
 $(R5 \leftarrow [R2]; R2 = R2 + 1)$

## Stack management instruction

- High-level languages use a lot of [Stacks](#) (last in, first out, used for managing the calls of procedures).
- The stack is stored in memory
- A specific register is used to access the top of stack: \$SP for [Stack Pointer](#)
- instruction Push R1 pushes R1 on stack i.e.:  
Write  $R1 \rightarrow [SP]$   
Add  $SP, 1 \rightarrow SP$
- $SP+1$  means “add to SP the size of the word” (32 or 64 bits)
- Instruction Pop R1 will do the opposite: Read  $[SP] \rightarrow R1$   
Sub  $SP, 1 \rightarrow SP$

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ≡ ▶ ◀ ≡ ≡ ▶ ≡ ≡ ≡ ▶ ↺ 🔍 ↻

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ≡ ▶ ◀ ≡ ≡ ▶ ≡ ≡ ≡ ▶ ↺ 🔍 ↻

◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡ ▶ ↺ 🔍 ↻

Examples:

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡

# ISA example: ARM

- ARM ISA is a 32-bit RISC instruction set with 16 registers found among other things in all mobile phones.
- All the instructions are coded in exactly one memory word (32 bits).
- The instructions are 4 operands: the fourth is an offset that can be applied to the second operand.
- The second operand, and the offset can be constants. For example, `add R1, R0, R0, LSL #4` calculates in R1 the multiplication of R0 by 17, without using the multiplier (slow, and sometimes otherwise absent).
- For embedded systems, ARM produced the THUMB ISA (instructions with 2 operands on 16 bits)
- In recent ARM system, instruction of 16 and 32 bits can be mixed

## Table of Contents

- 1 introduction
- 2 History
- 3 Electrons and Logic
- 4 Processor Architecture
- 5 Automate
- 6 Automata in langage theory
- 7 The Russian train example
- 8 Coming back to generic automata
- 9 Introduction
- 10 The "Von Neumann" cycle (Instruction stages)
- 11 Instruction Set Architecture (ISA)
- 12 MIPS ISA**
- 13 Function, procedure et Pile d'execution
- 14 Coming back to MIPS
- 15 Some additionnal useful information
  - Example of MIPS code

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ≡ ▶ ◀ ≡ ≡ ▶ ≡ ≡ ≡ ▶ ↺ 🔍 ↻

-



- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡

- ```
mipsel-linux-gcc prog.c -S -O3 -o prog.s
```

prog.s

```

...
lw      $t0, 4($gp)          # fetch N
add     $t1, $t0, $zero      # cp N to $t1
addi    $t1, $t1, 3          # N+3
mult    $t1, $t1, $t0        # N*(N+3)
sw      $t1, 0($gp)          # i = ...
...

```


- 120

- 
- The diagram illustrates the memory layout of a process. It is divided into several segments from top to bottom:
- Stack Segment:** Located at the top, starting at address `0x7FFFFFFF`. It is an unshaded white area.
  - Dynamic Data:** A shaded area with diagonal lines, located below the Stack Segment. Its size is indicated by a double-headed arrow labeled **A**.
  - Data Segment:** A larger shaded area with diagonal lines, located below the Dynamic Data. It contains **Static Data**. Its size is indicated by a double-headed arrow labeled **B**.
  - Text Segment:** An unshaded white area located below the Data Segment, starting at address `0x10000000` and ending at `0x40000000`.
  - Reserved:** The bottom-most area, which is unshaded white.


- |                            |  |
|----------------------------|--|
| format                     | address computation  |
| \$register                 | content of register  |
| imm                        | immediate value  |
| imm (\$register)           | immediate + content of register                                    |
| label                      | addresse of label  |
| label $\pm$ imm            | addresse of label $\pm$ immediate value                            |
| label $\pm$ imm (register) | addresse of label $\pm$<br>(immediate value + content of register) |



- 6 bits      5 bits      5 bits      16 bits



- 6 bits 26 bits



## Basic arithmetic and logic instruction

- R-Types instructions: add, sub, mul, div, and, or, xor
  - add \$t0, \$t1, \$t2 // \$t0 = \$t1 + \$t2
  - mul \$s0, \$s1, \$a0 // \$s0 = \$s1 \* \$a0, pseudo
- I-types for immediate operand operation:
  - addi \$t0, \$t1, 4 // \$t0 = \$t1 + 4
  - addi \$t0, \$0, 4 // \$t0 = 4
  - li \$t0, 4 // \$t0 = 4, pseudo

## Load and store

- MIPS load and store operation use *indexed addressing*
  - the address operand specifies a signed constant and a register
  - These values are added to generate effective address
- byte instruction: lb and sb transfer one byte
  - lb \$t0, 20(\$a0) // \$t0=Memory[\$a0+20]
  - sb \$t0, 20(\$a0) // Memory[\$a0+20]=\$t0
  - sb stores only the lowest byte of operand register
- Word instruction: lw and sw operates on word (i.e. 32 bits)
- Remind that address have to be aligned to 32 bit world, hence must be multiple of 4.

## Branches

- Conditional branch
  - bne \$t0, \$t1, Label
  - if \$t0 and \$t1 have different values, the next instruction to execute is at address Label
  - beq \$t0, \$t1, Label // same thing if \$t0=\$t1
- Unconditionnal branch
  - j toto // next instruction executed is at address toto
  - jr \$s2 // next instruction executed is at address contained in \$s2
- These are the only way of implementing loops in assembly:

```

        li $t2, 0
        li $t3, 1
while:  beq $t1, $0, done
        add $t2, $t1, $t2
        sub $t1, $t1, $t3
        j  while
done:
    
```

```

t2=0
while (t1 != 0) {
    t2 = t2 + t1
    t1=t1-1
}
    
```

## Function control flow in MIPS

- MIPS uses the *jump-and-link* (jal) instruction to call functions
  - Example:
 

```
jal Fact
```

    - saves the return address (i.e. the address of the following instruction) in the \$ra register and jump to the address of Fact
- At the end of the execution of Fact, the instruction jr \$ra jumps back to the address stored in \$ra
- Arguments transmited to Fact are stored in registers \$a0 ... \$a3
- Return values of Fact are stored in registers \$v0 \$v3

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ≡ ▶ ◀ ≡ ≡ ▶ ≡ ≡ ≡ ▶ ↺ 🔍 ↻

## Function call example with MIPS

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡ ◀ ↺ 🔍 ↻



# The Stack

- The stack is use to store all *local* information (in the sense local to the current function)
- That includes (say for function C):
  - local variable
  - Callee saved register if needed
  - Return address (i.e. the instruction following the jal C instruction).
  - (sometimes) the parameters passed to C
  - (sometimes) the result of C
  - In many ISA, the parameters and the results are passed through dedicated registers
- All these data constitute the **frame** of the fonction instance.
- the **frame pointeur** points to the frame of the current function
- For MIPS, the frame pointer is \$fp

## Function B calls C

```
B    ...                beginning of B
    ...
    sw $t0,0($sp)        saving $t0 in stack
    sw $t1,-4($sp)        saving $t1 in stack
    sw $a0,-8($sp)        saving $a0 in stack
    sub $sp,$sp,12        correct stack pointer
    jal C                call to C function
    lw $a0,4($sp)         restoring return adresse of B from stack
    lw $t1,8($sp)         restoring $s1 from stack
    sw $t0,12($sp)        restoring $s0
    add $sp,$sp,12        adjusst stack pointeur value
    ...
    jr $ra               end of B
    ...
```

## Sketching code of C function

C:

```
subu    $sp,$sp,40      # C need 40 Bytes for its frame
sw      $ra,32($sp)     # store return address (inst. in B)
sw      $fp,28($sp)     # store frame pointer
sw      $s0,24($sp)     # store $s0 (because C uses it)
move    $fp,$sp         # $fp <- $sp: frame pointer of C se
      ....
      ....
lw      $ra,32($sp)     # $ra <- return address (in B)
lw      $fp,28($sp)     # $fp <- frame pointeur of B
lw      $s0,24($sp)     # restore $s0
addu    $sp,$sp,40      # $sp <- $sp+40, restore B stack po
j       $ra             # return to $ra (B function)
```

◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡ ↺ 🔍 ↻

Tanguy Risset

ARC: Computer Architecture

135

introduction 0000 History 000 Electrons and Logic 000000000000000000000000 Processor Architecture 00000000 Automate 00 Automata in langage theory 000000 The 000

## Table of Contents

- 1 introduction
- 2 History
- 3 Electrons and Logic
- 4 Processor Architecture
- 5 Automate
- 6 Automata in langage theory
- 7 The Russian train example
- 8 Coming back to generic automata
- 9 Introduction
- 10 The “Von Neumann” cycle (Instruction stages)
- 11 Instruction Set Architecture (ISA)
- 12 MIPS ISA
- 13 Function, procedure et Pile d’execution**
- 14 Coming back to MIPS
- 15 Some additionnal useful information
  - Example of MIPS code

◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡ ↺ 🔍 ↻

Tanguy Risset

ARC: Computer Architecture

136



- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ≡ ▶ ◀ ≡ ≡ ▶ ≡ ≡ ≡ ▶ ↺ 🔍 ↻

## Call Graph:






## Function call: status of the stack

Before the call  
(AR=Activation Record)

after the call



## Activation record

- Calling a procedure: Stacking the *activation record* (or *frame*).
- Need of a dedicated pointer for that: the *activation record pointer* (ARP) or *frame pointeur* (\$fp))
- The frame allows to set up the *context* of the procedure.
- This frame contains
  - The space for local variables declared in the procedure
  - Information for restoring the context of the calling procedure:
    - Pointer to the frame of the calling procedure (ARP or FP for em frame pointer).
    - Address of the return instruction (statement following the call of the appellant proceedings).
    - Eventually save the state of the registers at the time of the call.



# Table of Contents

- 1 introduction
- 2 History
- 3 Electrons and Logic
- 4 Processor Architecture
- 5 Automate
- 6 Automata in langage theory
- 7 The Russian train example
- 8 Coming back to generic automata
- 9 Introduction
- 10 The "Von Neumann" cycle (Instruction stages)
- 11 Instruction Set Architecture (ISA)
- 12 MIPS ISA
- 13 Function, procedure et Pile d'execution
- 14 **Coming back to MIPS**
- 15 Some additionnal useful information
  - Example of MIPS code

## Coming back to previous call example with B and C

- Let says: function B calls function C
- Function B wants to save \$t0, \$t1 and \$a0 because it will need them after the return of C.
- this is done using [the stack](#) via the [stack pointer](#) \$sp



- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ≡ ▶ ◀ ≡ ≡ ▶ ≡ ≡ ≡ ▶ ↺ 🔍 ↻

◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡ ◀ ↺ 🔍 ↻

```

subu    $sp,$sp,40      # C need 40 Bytes for its frame
sw      $ra,32($sp)     # store return address (inst. in B)
sw      $fp,28($sp)     # store frame pointer
sw      $s0,24($sp)     # store $s0 (because C uses it)
move    $fp,$sp         # $fp <- $sp: frame pointer of C set
        ....
        ....
lw      $ra,32($sp)     # $ra <- return address (in B)
lw      $fp,28($sp)     # $fp <- frame pointer of B
lw      $s0,24($sp)     # restore $s0
addu    $sp,$sp,40      # $sp <- $sp+40, restore B stack pointer
j       $ra             # return to $ra (B function)

```

## MIPS Assembly for programme fib

```
int fib (int i)
{
    if (i<=1) return(1);
    else return(fib(i-1)+fib(i-2));
}

int main (int argc, char *argv[])
{
    fib(2);
}
```



- A set of navigation icons typically found in Beamer presentations, including symbols for back, forward, search, and other slide controls.

◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡

## example 1 (Fratini/Niebert)

```

    bne $s0, $s1, Test
    add $s2, $s0, $s1
Test:

```

## example 2 (Fratini/Niebert)

```

    beq $s4, $s5, Lab1
    add $s6, $s4, $s5
    j Lab2
Lab1:sub $s6, $s4, $s5
Lab2:

```

## example 3 (Fratini/Niebert)

```

    li $t2, 0
    li $t3, 1
while:beq $t1, $0, done
    add $t2, $t1, $t2
    sub $t1, $t1, $t3
    j while
done:

```

## example 4 (U. Illinois)

```

    .data
var1:    .word    23          # declare storage for var1; initial
                                # value is 23

    .text
__start:
    lw $t0, var1             # load contents of RAM location ir
                                # register $t0:  $t0 = var1
    li $t1, 5                # $t1 = 5    ("load immediate")
    sw $t1, var1             # store contents of register $t1
                                # into RAM:  var1 = $t1
done

```

```

.data
array1: .space 12      # declare 12 bytes of storage to
                       # hold array of 3 integers

.text
__start: la $t0, array1      # load base address of array
                                #register $t0

li $t1, 5                    # $t1 = 5    ("load immediate")
sw $t1, ($t0)                # first array element set to 5;
                                #indirect addressing

li $t1, 13                   # $t1 = 13
sw $t1, 4($t0)               # second array element set to 13

li $t1, -7                   # $t1 = -7
sw $t1, 8($t0)               # third array element set to -7

done

```

More precise documentation on MIPS assembly code can be obtained at:

- <http://igm.univ-mlv.fr/ens/IR/IR1/2007-2008/Archi/ManuelSPIM.php> (brief documentation from U. Marne la vall  e)
- <http://logos.cs.uic.edu/366/notes/mips%20quick%20tutorial.htm> (brief documentation from U. of illinois at Chicago).
- [https://en.wikibooks.org/wiki/MIPS\\_Assembly](https://en.wikibooks.org/wiki/MIPS_Assembly), wikibook
- [https://www.cs.unibo.it/~solmi/teaching/arch\\_2002-2003/AssemblyLanguageProgDoc.pdf](https://www.cs.unibo.it/~solmi/teaching/arch_2002-2003/AssemblyLanguageProgDoc.pdf), MIPS Assembly language programmer's Guide.





- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ≡ ▶ ◀ ≡ ≡ ▶ ≡ ≡ ≡ ▶ ↺ 🔍 ↻

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡

- content of ex.c


```

graph TD
    ex_c[ex.c] --> gcc_c[gcc -c ex.c]
    gcc_c --> ex_o[ex.o]
    ex_o --> gcc_exe[gcc ex.o -o ex]
    stdio_h[stdio.h] --> gcc_exe
    libstdio_a[libstdio.a] --> gcc_exe
    gcc_exe --> ex_exe[ex]
    ex_c --> gcc_exe
  
```

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡ 🔍 ↺

- The front end of an embedded code compiler uses the same techniques as traditional compilers (we can want to include assembler parts directly)
- Parsing LR(1): the parser is usually generated with dedicated *metacompilation* tools such as Flex et bison for GNU

- Some phases of optimizations are added, they can be very calculative
- Some example of optimisation independent of the target machine architecture
  - Elimination of redundant expressions
  - dead code elimination
  - constant propagation
- Warning: optimization can hinder the understanding of the assembler (use the -O0 options with `gcc`)



## Compilation: The back-end

- The code generation phase is dedicated to architecture target. Retargetable compilation techniques are used for architectural families.
- The most important steps important are:
  - Code selection
  - Register allocation
  - instruction scheduling

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ≡ ▶ ◀ ≡ ≡ ▶ ≡ ≡ ≡ ▶ ↺ 🔍 ↻

- ◀ ◻ ▶ ◀ ◻ ▶ ◀ ≡ ▶ ◀ ≡ ▶ ≡

- ```
void main()
{ int i;
  i=0;

  while (1)
  {
      i++;
      nop();
  }
}
```

176



## Linking: ld

- Produce the executable (a.out by default) from object code of programs and library used
- There are two ways to use libraries in a program
  - Dynamic or shared libraries (default option): the code of the library is not included in the executable, the system dynamically loads the code of the library in memory when calling the program. We need then only *one* version of the library in memory even if several programs use the same library. The library must be installed on the machine, before running the code.
  - Static libraries: the code of the library is included in the executable. The executable file is bigger but you can run it on a machine on which the library is not installed.

## Binary file manipulation

Some usefull command:

- `nm`  
Allow to know symboles (i.e. label: function names) used in an object file or executable  

```
trisset@hom\ $ nm fib.elf | grep main
000040c8 T main
```
- `objdump` allow to anlayze a binary file. For instance it can get correspondance between binary representation and assembly code  

```
trisset@hom$ objdump -f fib
fib:          file format elf32-msp430
architecture: msp:43, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00001100
```