ARC: Computer Architecture

tanguy.risset@insa-lyon.fr Lab CITI, INSA de Lyon Version du April 29, 2024

Tanguy Risset

April 29, 2024

Tanguy Risset

ARC: Computer Architecture

1

The RISCV ISA example Function, procédure et Pile d'exéd

Table of Contents

- 1 Instruction Set Architecture (ISA, assembleur in French)
- 2 The RISCV ISA example
- 3 Function, procédure et Pile d'exécution
- 4 Coming back to RISC-V
- 5 Pipelining RISC instructions: the "Von Neumann" cycle

Set Architecture Statement (ISA)

- The *instruction set* (Set Architecture statement: ISA) is of paramount importance
 - It determines the basic instructions executed by the CPU.
 - It's a balance between the hardware complexity of the CPU and the ability to express the required actions
 - It is represented in a symbolic way: the assembly code/language (ex: ADD R1,R2)
 - The tool that translates symbolic assembly code in binary code (i.e. machine code) is also called the assembler
- Two types of ISA:
 - CISC: Complex Instruction Set Computer
 - RISC: Reduce Instruction Set Computer



Tanguy Risset

ARC: Computer Architecture

3

Instruction Set Architecture (ISA, assembleur in French)

The RISCV ISA example


00●000000

The RISCV ISA example Function, procédure et Pile d'exé

CISC: Complex Instruction Set Computer

- An instruction can code several elementary operations
 - Ex: a load, an add and a store (in memory operations)
 - Ex: computer a linear interpolation of several values in memory
- Need a mode complex hardware (specifically hardware accelerators)
- High variability in size and execution time for different instructions
- Produce a more compact code but more complex to generate
- Vax, Motorola 68000, Intel x86/Pentium

Example: instructions ISA of Pentium



∢□ ▶ **∢** ≧ ▶ **∢** ≧ ▶ ARC: Computer Architecture Tanguy Risset Instruction Set Architecture (ISA, *assembleur* in French) 0000 ● 0000 The RISCV ISA example Function, procédure et Pile d'exé

RISC: Reduced Instruction Set Computer

- Small simple instructions, all having the same size, and (almost) the same execution time.
- no complex instruction
- Clock speed increase with pipelining (between 3 and 7 pipeline stages)
- Code simpler to generate but less compact
- Every modern processor use this paradigm: SPARC, MIPS, ARM, PowerPC, etc.

Example: instructions of MSP430 ISA

1 operand instruction

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	0	0	opc	ode		B/W	Ac	i	Des	st reg.		

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	co	ondition				P	C offset (10 bits)					

2 operands instruction

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	opcode			Dest reg	5 .		Ad	B/W	A	As			Dest reg	,	

Examples:

- PUSB.B R4
- JNE -56
- ADD.W R4,R4

Tanguy Risset

ARC: Computer Architecture

Exemple of Pentium ISA

- Write a simple C program toto.c
- Type gcc -S toto.c and get the toto.s file
- you can also use the compiler explorer:

```
https://gcc.godbolt.org/
```

```
main() {
  int i=17;
  i=i+42;
  printf("%d\n", i);
}
(... instructions ...)
movl $17, -4(\%rbp)
addl $42, -4(%rbp)
(... printf params...)
call printf
(... instrucitons ...)
```

Disassemby

- compile the assembly code: gcc toto.s -o toto
- disassemble with objdump:

```
objdump -d toto
```

```
Adresses
           Instructions binaires
                                      Assembleur
(\ldots)
 40052c: 55
                                              %rbp
                                      push
 40052d: 48 89 e5
                                             %rsp,%rbp
                                      mov
 400530: 48 83 ec 10
                                              $0x10, %rsp
                                      sub
 400534: c7 45 fc 11 00 00 00
                                              $0x11,-0x4(%rbp)
                                      movl
 40053b: 83 45 fc 2a
                                              0x2a,-0x4(%rbp)
                                      addl
                                              -0x4(\%rbp), \%eax
 40053f: 8b 45 fc
                                      mov
                                             %eax,%esi
 400542: 89 c6
                                      mov
% (...)
```

Tanguy Risset

ARC: Computer Architecture

9

Instruction Set Architecture (ISA, *assembleur* in French)

The RISCV ISA example Function, procédure et Pile d'exé

000000000

Function, procédure et Pile d'exé

common properties of ISA

- An ISA first defines the types of data on which the processors can compute (32 bit memory addresses, integer of various sizes, etc.)
- Then it contains various types of instructions:
 - Computation instructions (add, sub, or, and, ...), with various number of operands
 - Memory addessing instructions (load, store)
 - stack management instructions (push, pop)
 - Flow control instructions (jumps)
 - subroutine calls

Table of Contents

- 1 Instruction Set Architecture (ISA, assembleur in French)
- The RISCV ISA example
- Function, procédure et Pile d'exécution
- 4 Coming back to RISC-V
- Pipelining RISC instructions: the "Von Neumann" cycle

Tanguy Risset

ARC: Computer Architecture

RISC-V history

- The RISC paradigm was invented 1980 David Patterson (UC Berkeley) and John Hennessy (Stanford U.).
- They described the MIPS architecture in their books "Computer Organization and Design" and "Computer Architecture: A Quantitative Approach."
- The MIPS was built by a commercial compagny (MIPS was in Nintendo 64, Sony PlayStation, PlayStation 2) and use in many architecture courses (including 3TC-ARC!).
- Hennessy and Patterson received the ACM A.M. Turing Award in 2017 (https://amturing.acm.org/byyear.cfm).

From 1980 to 2010, the development of the fifth generation of the RISC research project started and, led to the RISC-V (pronounced "risk-five").

RISC-V project

- RISC-V is an open instruction set architecture (ISA), this is fairly new!
- RISC-V International is a global nonprofit organization that owns and maintains the RISC-V ISA intellectual property.
- Its members range from individuals to organizations like Google, Intel, and Nvidia.

Industry innovation on RISC-V



(from https://www.allaboutcircuits.com/) → < ≣ → > < >

Tanguy Risset

ARC: Computer Architecture

13

Instruction Set Architecture (ISA, assembleur in French)

The RISCV ISA example Function, procédure et Pile d'exé

RISC-V Processor

- RISC-V is specified by its ISA (RV32I, for integer 32 bits for instance).
- Many extension of the ISA are specified (32 bits, 64 bits, 128 bits, Atomic Instructions, Compressed Instructions, etc.)
- The architecture can be pipelined or not, it can target small embedded systems or large powerfull machines.
- Each processor compagny can build it own RISC-V implementation as long as it respect the ISA specification.
- We will study the RV32I base integer ISA that implements the necessary operations to achieve basic functionality with 32-bit integers.

RISC-V ISA basics (RV32)

- a register-to-register (or load/store) architecture
- RISC-V use 3-adress instructions (destination is the first operand)
- 32 32-bits registers (x0-x31) plus a A program counter (pc) of
- register can be name x0, x1, etc. or with their more explicit ABI names: x0 is "zero", x1 is ra (return adress), etc (https://en.wikichip.org/wiki/risc-v/registers)
- x0 is hardwired to value 0
- x1 is the return adress (ra)
- x2 is the stack pointer (sp)
- 32-bit address space: Addressable memory of 2^{32} bytes
 - \Leftrightarrow 2³⁰ words of 4 bytes



Tanguy Risset

ARC: Computer Architecture

15

Instruction Set Architecture (ISA, assembleur in French)

understanding RISC assembly

• From C to assembly:

riscv64-linux-gnu-gcc -S NtimesN.c -o NtimesN.S

NtimesN.c

NtimesN.s

```
[...]
scanf("%d",&N);
i = N*N + 3*N;
printf("i=%d\n",i);
[...]
```

```
[\ldots]
call
      __isoc99_scanf@plt #call to scanf
lw
      a5,4(sp)
                           #N is now in a5
mulw
      a2, a5, a5
                           #a2 <- N*N
                           #a4 <- 2*N (shift
slliw a4,a5,1
addw
     a5,a4,a5
                           \#a4 < - 2*N+N
                           \#a5 < - N*N + 3*N
addw
      a2,a2,a5
lla
      a1,.LC1
                           #printf args (To b)
                           #.. explained late:
li
      a0,1
call
      __printf_chk@plt
                           #call to printf
[\ldots]
```

RISC-V register

- 32 registers in the register file
- Named
 - by their number: x0 x1 ...x31
 - or by their name zero ra sp fp a0 a1 ...a7 s1 s2 ...
- x0 (zero) contains value 0
- a0 ...a7 are used to pass arguments of a function call
- a0 a1 are used to transmit functions result
- t0 ...t6 and s0 ...s11 are working registers, used for CPU computations
- sp is the stack pointer
- fp is the frame pointer (explained later)
- ra contains the return address (after the end of current function)
- gp is a pointer to global area
- tp is the thread pointer

Tanguy Risset

ARC: Computer Architecture

Instruction Set Architecture (ISA, assembleur in French)

The RISCV ISA example Function, procédure et Pile d'exé

Risc-V assembly addressing mode

- The addressing mode defines how the operands of each instruction are interpreted.
- RISC-V has four addressing modes:
 - Immediate addressing: the operand is a constant within the instruction
 - Register addressing: where the operand represents a register.
 - Base addressing: the operand is an address which is the sum of a register and a constant (sometimes called indirect addressing)
 - PC-relative addressing: the operand is an address which is the sum of PC and a constant

Example of RISC-V adressing mode

- Register addressing
 - add x1, x2, x3
 - puts in x1 the value of x2 plus the value of x3.
 - x1=x2+x3
- Immediate addressing
 - addi x1, x2, 0x0f
 - addi x1, x2, 15
 - puts in x1 the value of x2 plus 15.
 - x1=x2+15
- Base addressing
 - lw x1, 10(x3)
 - puts in x1 the value situated in memory at the address obtained by adding 10 to the content of x3.
 - x1=Memory[x3+10]
- bne a1, a2, label
 - branch to address of label if values in a1 and a2 are different.
 - if (a1 != a2) then \$PC=label

Tanguy Risset

ARC: Computer Architecture

Format of Risc-V instructions

- 3 types of format: R-Type, I-Types and B-Types
- R-types:

0	6	7	11 12 14	15 19	20 24	25	31
	opcode	rd	func3	rs1	rs2	func7	

- Used for 3-registers instructions
- opcode is the operation code that specifies the operation
- rs1 and rs2 are the first and second source register
- rd is the destination register
- func3 and func7 are used with op to select arithmetic operation (additionnal opcode fields)

I-Types instruction

• I-Types instruction are used for load, store, branch and immediate instruction.

0	6	7	1112 14	15 19	20	31
	opcode	rd	func3	rs1	imm[0:11]	

- rs1 is a source register
- rd is a destination register
- func3 is additionnal opcode field
- The imm field is a 16 bit's integer in two's-complement code, ranging from -32 768 to 32 767 (remind that this is a problem in many cases)

Tanguy Risset

ARC: Computer Architecture

21

Instruction Set Architecture (ISA, assembleur in French)

The RISCV ISA example Function, procédure et Pile d'exé

B-Types instruction

• B-Types instruction are used for Branch instructions

0	6	7 7	7 11	12 14	15 19	20 24	25	29 <u>3031</u>
	opcode	imm [11]	imm[1:4]	func3	rs1	rs2	imm[5:10]	imm [12]

- The imm split-field is a 13 bit's integer containing an address (always even hence bit 0 is implicitely 0).
- can jump from address 0 to $2^{13}=1$ MB from \$PC.
- For longer jump, on can use others instrction (PC absolute), barely used.

Basic arithmetic and logic instruction

- R-Types instructions: add, sub and, or, xor
 - add rd, rs1, rs2 // rd = rs1 + rs2xor rd, rs1, rs2 // rd = rs1 rs2
- I-types for immediate operand operation:
 - addi rd, rs1, 4 // rd = rs1 + 4
 - li rd, 4 // rd = 4, pseudo (addi rd, zero, 4)

Tanguy Risset

ARC: Computer Architecture

Load and store

- load and store operation use indexed addressing
 - the address operand specifies a signed constant and a register
 - These values are added to generate effective address
- byte instruction: 1b and sb transfer one byte

```
• lb rd, 20(rs1)
                   // rd=Memory[rs1+20][0:7]
```

- lw rd, 20(rs1) // rd=Memory[rs1+20] (i.e.[0:31]
- // Memory[rd+20][0:7]=rs1 • sb rd, 20(rs1)
- sb stores only the lowest byte of operand register
- Word instruction: lw and sw operates on word (i.e. 32 bits)
- Remind that address have to be aligned to 32 bit world, hence must be multiple of 4.

Branches

- Conditional branch
 - bne rs1, rs2, Label
 - if rs1 and rs2 have different values, the next instruction to execute is at address Label (i.e. pc = Label
 - // same thing if rs1=rs2 • beg rs1, rs2, Label
- Unconditionnal branch
 - j offset // next instruction executed is at address PC+offset
 - jr rs1 // next instruction executed is at address contained in rs1
- These are the only way of implementing loops in assembly:

```
[...]
       li s2, 1
while: beq s1, zero, done
       sub s1, s1, s2
       j while
done:
```

```
t2=1
while (t1 != 0) {
   t1 = t1 - t2
```

Tanguy Risset

ARC: Computer Architecture

25

Function control flow in RISC-V

- RISC-V uses the jump-and-link (jal) instruction to call functions
 - Example:

- saves the return address (i.e. the address of the following instruction) in the ra register and jumpt to the label label (code of fact function)
- At the end of the execution of fact, the instruction ret jumps back to the address stored in ra (pseudo: jalr x0, ra, 0)
- Arguments transmited to Fact are stored in registers a0 ...a7
- Return values of Fact are stored in registers a0, a1

Who save the register during Function call?

- When a function call occurs: jal ra, fact, who save the register?
 - The Caller (who knows which register he will use after the call)?
 - Or the callee (who knows which register he will use during its execution)?
- This convention is part of the *calling convetion* or ABI *application* binary interface.
- For MIPS:
 - ra, t0 ...t6, a0 ...a7, are caller saved
 - fp, s1 ...s11 are callee saved

Tanguy Risset

ARC: Computer Architecture

27

Instruction Set Architecture (ISA, assembleur in French)

The RISCV ISA example Function, procédure et Pile d'exé

Function call example with MIPS

- Let says: function B calls function C
- Function B wants to save t0, t1 and a0 because it will need them after the return of C.
- this is done using the stack via the stack pointer sp

The Stack

- The stack is use to store all *local* information (in the sense local to the current function)
- That includes (say for function C):
 - local variable
 - Callee saved register if needed
 - Return address (i.e. the instruction following the jal C instruction).
 - (sometimes) the parameters passed to C
 - (sometimes) the result of C
 - In many ISA, the parameters and the results are passed through dedicated registers
- All these data constitute the frame of the fonction instance.
- the frame pointeur points to the frame of the current function
- For MIPS, the frame pointer is fp

Function B calls C

```
В
                       beguinning of
    sw t0,0(sp)
                     saving
                             t0 in stack
    sw t1,-4(sp)
                     saving
                             t1 in stack
    sw a0, -8(sp)
                             a0 in stack
                     saving
    sub sp,sp,12
                     correct stack pointer
    jal ra, C
                     call to C function
    lw a0,4(sp)
                     restoring return addresse of B from stack
    lw t1,8(sp)
                     restoring s1 from stack
    sw t0,12(sp)
                     restoring
                                 s0
    add sp,sp,12
                     adjusst
                              stack pointeur value
    . . .
                    end of B
    ret
```

Sketching code of C function

```
C:
            sp, sp, -40
                            # C need 40 Bytes for its frame
    addi
            ra,32(sp)
                           # store return address (inst. in B)
    SW
            fp,28(sp)
                           # store frame pointer
    SW
            s0,24(sp)
                           # store s0 (because C uses it)
    SW
                           # fp <- sp: frame pointer of C set
            fp,sp
    move
            ra,32(sp)
                           # ra <- return address (in B)</pre>
    lw
            fp,28(sp)
    lw
                           # fp <- frame pointeur of B
            s0,24(sp)
    lw
                           # restore s0
            sp, sp, 40
                           # sp <- sp+40, restore B stack pointe
    addi
                           # return to ra (B function)
    ret
```

Table of Contents

- Instruction Set Architecture (ISA, assembleur in French)
- 2 The RISCV ISA example
- Function, procédure et Pile d'exécution
- 4 Coming back to RISC-V
- 5 Pipelining RISC instructions: the "Von Neumann" cycle

Procedure abstraction

- Let's pause a while to come back to high level langage
- What is a function (or a procedure)?
- How its isolation mecanisme (local variable) is implemented?
- This is implemented with a very fundamental mecanism: the Stack and the Activation Record (or Frame) of each procedure.

Tanguy Risset

ARC: Computer Architecture

33


Instruction Set Architecture (ISA, assembleur in French) The RISCV ISA example Function, procédure et Pile d'exé

Notion of procedure

- Procedures (or functions) are the basic units for compilers
- Three important abstraction:
 - Control abstraction: parameter passing and result transmission
 - Memory abstraction: variable lifetime (local variables)
 - Interface: procedure's signature

Procedure Control Transfer

- Transfer mechanism of control between procedures:
 - when calling a procedure, the control is given to the procedure called;
 - when this called procedure ends, the control is returned to the calling procedure.
 - Two calls to the same procedure create two em independent instances (or invocations).
- two useful graphic representations:
 - The call graph: represents the information written in the program.
 - The call tree: represents a particular execution.



x:=... *calc*;

end; begin $\{ call_2 \}$ z:=1;calc;

call₃;


end; begin $\{ call_1 \}$

end;

Call Tree procedure calc;

```
begin { calc}
end:
procedure call<sub>1</sub>;
      var y...
      procedure call<sub>2</sub>
            var z: ...
            procedure call3;
                   var y....
                   begin { call<sub>3</sub>}
                         x:=...
                          calc:
                   end;
            begin \{ call_2 \}
                   z := 1;
                   calc;
                   call<sub>3</sub>;
            end:
      begin \{ call_1 \}
             call<sub>2</sub>;
      end:
```

Call tree for one particular execution:



main calls call₁ call₁ calls call₂ call₂ calls calc calc returns to call₂ call₂ calls call₃ call₃ callscalc calc returns to call₃ call₃ returns to call₂ call₂ returns to call₁ call₁ returns to main


Tanguy Risset

ARC: Computer Architecture

The RISCV ISA example RISCV ISA example Function, procédure et Pile d'exéc Instruction Set Architecture (ISA, assembleur in French)


Execution Stack

- The transfer of control mechanism between procedures is implemented thanks to the execution stack.
- The programmer has this vision of virtual memory:



- The *heap* is used for dynamic allocation.
- The stack is used for the management of contexts of procedures (local variable, etc.)

Function call: status of the stack



Tanguy Risset


ARC: Computer Architecture

30

Activation record

- Calling a procedure: Stacking the activation record (or frame).
- Need of a dedicated pointer for that: the activation record pointer (ARP) or frame pointeur (fp))
- The frame allows to set up the *context* of the procedure.
- This frame contains
 - The space for local variables declared in the procedure
 - Information for restoring the context of the calling procedure:
 - Pointer to the frame of the calling procedure (ARP or FP for em frame pointer).
 - Address of the return instruction (statement following the call of the appellant proceedings).
 - Eventually save the state of the registers at the time of the call.

Content of the Frame





Tanguy Risset

ARC: Computer Architecture

41

Instruction Set Architecture (ISA, assembleur in French)

OOOOOOOOO

The RISCV ISA example

OOOOOOOOOOOOOOOOO

Function, procédure et Pile d'exéc

Return to calling function




Table of Contents

- Instruction Set Architecture (ISA, assembleur in French)
- The RISCV ISA example
- Function, procédure et Pile d'exécution
- Coming back to RISC-V
- Pipelining RISC instructions: the "Von Neumann" cycle

Tanguy Risset

ARC: Computer Architecture

Instruction Set Architecture (ISA, assembleur in French)

The RISCV ISA example Function, procédure et Pile d'exé

Coming back to previous call example with B and C

- Let says: function B calls function C
- Function B wants to save t0, t1 and a0 because it will need them after the return of C.
- this is done using the stack via the stack pointer sp

The Stack

- The stack is use to store all *local* information (in the sense local to the current function)
- That includes (say for function C):
 - local variable
 - Callee saved register if needed
 - (sometimes) Return address (i.e. the instruction following the jal ra, C instruction).
 - (sometimes) the parameters passed to C
 - (sometimes) the result of C
 - In many ISA, the parameters and the results are passed through dedicated registers
- All these data constitute the frame of the fonction instance.
- the frame pointeur points to the frame of the current function
- For RISC-V, the frame pointer is fp

Tanguy Risset ARC: Computer Architecture

Instruction Set Architecture (ISA, assembleur in French) The RISCV ISA example ple Function, procédure et Pile d'exé

Function B calls C

```
В
                       beguinning of
    sw t0,0(sp)
                     saving
                             t0 in stack
    sw t1,-4(sp)
                     saving
                             t1 in stack
    sw a0, -8(sp)
                             a0 in stack
                     saving
    sub sp,sp,12
                     correct stack pointer
    jal ra, C
                     call to C function
    lw a0,4(sp)
                     restoring return addresse of B from stack
    lw t1,8(sp)
                     restoring s1 from stack
    sw t0,12(sp)
                     restoring
                                 s0
    add sp,sp,12
                     adjusst
                               stack pointeur value
    . . .
                    end of B
    ret
```

Sketching code of C function

```
C:
                           # C need 40 Bytes for its frame
    addi
            sp,sp,-40
            ra,32(sp)
                          # store return address (inst. in B)
    SW
            fp,28(sp)
                          # store frame pointer
    SW
            s0,24(sp)
                          # store s0 (because C uses it)
    SW
                          # fp <- sp: frame pointer of C set
            fp,sp
    move
            ra,32(sp)
                          # ra <- return address (in B)</pre>
    lw
            fp,28(sp)
    lw
                          # fp <- frame pointeur of B
            s0,24(sp)
    lw
                          # restore s0
                          # sp <- sp+40, restore B stack pointe
            sp, sp, 40
    addi
                          # return to ra (B function)
    ret
```

Tanguy Risset

ARC: Computer Architecture

47

RISC-V Assembly for programme fib

Fibbonacci suite program:

```
int fib (int i)
{
   if (i<=1) return(1);
   else return(fib(i-1)+fib(i-2));
}
int main (int argc, char *argv[])
{
   fib(2);
}</pre>
```

Assembleur RISC-V pour programme fib

```
fib:
           sp,sp,-48 # SP <- SP-48 :AR de 48 octet (12 mots)
    addi
    sd
         ra,40(sp)
                       # stocke adresse retour (64 bits) a SP+40
         s0,32(sp)
    sd
                       # sauvegarde registre s0
   sd
          s1,24(sp)
                      # sauvegarde registre s1
           s0,sp,48 # s0=ARP/FP <- SP
   addi
   mv
         a5,a0
                       # a5 <- arg1 (N)
    SW
         a5,-36(s0)
                      # stock arg1 (N) dans la pile (SP-12)
         a5,-36(s0)
                      # instruction inutile (supprimée si optimisation)
   lw
    sext.w a4,a5
                      # a4 <- sign extension a5(32)
                      # a5 <- 1
         a5.1
   li
          a4,a5,.L2 # if (a4 > 1) sauter a .L2)
   bgt
   li
         a5,1
                       # ici on a arg1=N<=1 donc a5 <- res=1
                       # sauter à .L3
    i
.L2:
            a5,-36(s0)
   lw
                         # ici N>1, a5 <- N
            a5,a5,-1
                         # a5 <- a5 - 1
   addiw
   sext.w
            a5,a5
                         # sign extension
                         # a0 <- a5 (set arg in a0 for recursive call)
            a0.a5
   mv
   call
            fib
                         # recursive call
   mv
            a5,a0
                         # a5 <- result from recursive call
   mv
            s1,a5
                         # s1 <- a5
            a5,-36(s0) # a5 <- N
   lw
                         # a5 <- a5 -2
   addiw
            a5,a5,-2
            a5.a5
                         # sign extension
   sext.w
            a0,a5
                         # a0 <- a5 (set arg in a0 for recursive call)
   mv
   call
            fib
                         # recursive call
            a5,a0
                         # a5 <- result from recursive call
    addw
            a5,s1,a5
                         # a5 <- fib(N-1)+fib(N-1)
    sext.w
            a5,a5
                         # sign extension
```

Tanguy Risset

ARC: Computer Architecture

49

Instruction Set Architecture (ISA, assembleur in French) The RISCV ISA example Function, procédure et Pile d'exé

Assembleur RISC-V pour programme fib

```
.L3:
               a0,a5
                             #a0 <- a5 (set result in a0)
    mv
    ld
              ra,40(sp)
                             # restaure ra
    ld
               s0,32(sp)
                            # restaure s0
    ld
              s1,24(sp)
                             # resaure s1
    addi
              sp,sp,48
                             # restaure sp
    jr
              ra
                             # return
    .size
              fib, .-fib
    .section
              .rodata
    .align
.LCO:
    .string
                "le resultat est %d "
    .text
              2
    .align
    .globl
              main
    .type
              main, @function
main:
              sp, sp, -32
    addi
                           # set AR for main
    sd
              ra,24(sp)
              s0,16(sp)
    sd
    addi
              s0,sp,32
    mv
              a5,a0
                            #store arg og main
              a1,-32(s0)
    sd
              a5,-20(s0)
    SW
    lί
              a0,2
                            # we call fig(2)
    call
              fib
                            # get fib result
              a5,a0
              a1,a5
                            #set args for printf
    mv
              a0,.LC0
    lla
              printf@plt
    call
    li
              a5,0
                                                  ARC: Computer Architecture
```

example 1, if-then

bne s0, s1, Test add s2, s0, s1

Test:

Tanguy Risset

ARC: Computer Architecture

51

example 2, if-then-else

beq s4, s5, Lab1 add s6, s4, s5 j Lab2

Lab1: sub s6, s4, s5

Lab2:

example 3, looping

```
li t2, 0
       li t3, 1
while: beq t1, zero, done
       add t2, t1, t2
       sub t1, t1, t3
       j while
done:
```

Tanguy Risset ARC: Computer Architecture 53

Instruction Set Architecture (ISA, assembleur in French) The RISCV ISA example Function, procédure et Pile d'exé

example 4, static variable

```
.globl main
.type main, @function
        .data
                          # declare storage for var1; initial
var1:
        .word
               23
                          # value is 23
        .text
main:
```

lw t0, var1 # load contents of RAM location int # register \$t0: t0 = [var1] (= 23) \$t1 = 5 ("load immediate") li t1, 5

load address of var1 la t2, var1

sw t1, (t2) # store contents of register t1

#into RAM: [var1] = t1 = 5

done:

ir

→□ → ◆豆 → ▼ → 900

example 5, array accesses

```
.globl main
        .type main, @function
        .data
                             declare 12 bytes of storage to
array1:
        .space 12
                          # hold array of 3 integers
        .text
        la t0, array1
main:
                             load base address of array into
                          #register $t0
        li t1, 5
                                     ("load immediate")
                          #t1 = 5
        sw t1, (t0)
                          #first array element set to 5;
                          #indirect addressing
        li t1, 13
                          #t1 = 13
        sw t1, 4(t0)
                          #second array element set to 13
        li t1, -7
                          #t1 = -7
        sw t1, 8(t0)
                          #third array element set to -7
        ir ra
```

Tanguy Risset ARC: Computer Architecture


55

Documentation on RISV-V assembly


- The RISC-V Instruction Set Manual Volume I: User-Level ISA
 - https://github.com/riscv/riscv-isa-manual/releases/download/Ratified-IMAFDQC/riscv-spec-20191213.pdf
- Risc-V assembly manual on github
 - https://github.com/riscv-non-isa/riscv-asm-manual/blob/master/riscv-asm.md
- CheatSheet on ARC Moodle site

Table of Contents

- 1 Instruction Set Architecture (ISA, assembleur in French)
- 2 The RISCV ISA example
- 3 Function, procédure et Pile d'exécution
- 4 Coming back to RISC-V
- 5 Pipelining RISC instructions: the "Von Neumann" cycle



Program execution on a Processor (8 general purpose registers)




Tanguy Risset ARC: Computer Architecture

58


Instruction Set Architecture (ISA, assembleur in French)

OOOOOOOOO

The RISCV ISA example Function, procédure et Pile d'exéc



Program execution on a Processor (8 general purpose registers)




Tanguy Risset ARC: Computer Architecture 58

Instruction Set Architecture (ISA, assembleur in French)


OOOOOOOOO

The RISCV ISA example Function, procédure et Pile d'exéc



	Mémoire
0	
4	
8	
16	load R0,[36]
20	load R1,[40]
24	add R3,R0,R1
28	store R3,[44]
32	
36	7
40	10
44	XX
48	
52	
56	
60	
64	
68	
72	
76	
	<u> </u>


Program execution on a Processor (8 general purpose registers)




990

ARC: Computer Architecture Tanguy Risset Instruction Set Architecture (ISA, assembleur in French)

Program execution on a Processor (8 general purpose registers)



Program execution on a Processor (8 general purpose registers)




Tanguy Risset ARC: Computer Architecture 58


Instruction Set Architecture (ISA, assembleur in French)

OOOOOOOOO

The RISCV ISA example Function, procédure et Pile d'exéc



Program execution on a Processor (8 general purpose registers)




990 ARC: Computer Architecture


Instruction Set Architecture (ISA, assembleur in French) The RISCV ISA example Function, procédure et Pile d'exéc

Program execution on a Processor (8 general purpose registers)

Tanguy Risset




Program execution on a Processor (8 general purpose registers)




990


ARC: Computer Architecture Tanguy Risset Instruction Set Architecture (ISA, assembleur in French) The RISCV ISA example Function, procédure et Pile d'exéc

Program execution on a Processor (8 general purpose registers)






Program execution on a Processor (8 general purpose registers)



Tanguy Risset ARC: Computer Architecture

Program execution on a Processor (8 general purpose registers)




990

The "Von Neumann cycle"

- The so-called Von Neumann cycle is simply the decomposition of the execution of an instruction in several independent stages.
- The number of stages depend on the processor, usually 5 stages are commonly used as example:
 - Instruction Fetch (IF)
 - Reads the instruction from memory (at address \$PC) and write it in \$IR.
 - Instruction Decode (ID)
 - computes what needs to be computed before execution: jump address destination, access to register, etc.
 - Execute (EX)
 - executes the instruction: ALU computation if needed
 - Memory Access (MEM)
 - Loads (or stores) data from memory if needed
 - Write Back (WB)
 - Writes the result into the register file if needed

The MIPS example

- The RISC paradigm was invented by Berkeley and popularized by Henessy and Patterson in the book on MIPS
- MIPS stands for Microprocessor without Interlocked Pipeline Stages and propose and architecture to execute each stage independently



from MIPS website https://www.mips.com/

Christian Wolf's slides

- Use Christian Wolf slides for explaining MIPS instruction pipeline
- Here



Tanguy Risset

ARC: Computer Architecture

61

Instruction Set Architecture (ISA, assembleur in French)

example of MIPS pipeline CPU architecture

• Taken from Henessy/patterson book





Illustration of bubble on MIPS


- When next instruction cannot be fetched directly (because it need the result of previous instruction for instance) it creates a "bubble"
- For instance: an addition using a register that was just loaded
- The value of the register will be available after the MEM stage of first instruction, hence we can delay on only on cycle, provided there is a shortcut.



Instruction Set Architecture (ISA, *assembleur* in French) The RISCV ISA example Function, procédure et Pile d'exé

Another illustration of instruction pipeline

- Go back to our previous representation of the processor and memory:
 - Von Neumann computer= Memory + CPU
 - CPU= = control Unit + Datapath
 - Datapath= ALU + Register file



A pipeline example from MIPS

- Execute the sequence of assemby instruction:
 - load value at address 500 in register R0
 - Add 1 to R0 and put result in R1
 - store value of Register R1 at address 500
- (Think of i=i+1)
- Code:

```
la R0,500
add R1, R0, 1
sw R1,500
```

ARC: Computer Architecture 65


Instruction Set Architecture (ISA, assembleur in French)

The RISCV ISA example Function, procédure et Pile d'exé


First possible execution: without pipeline

Tanguy Risset

 Before execution starts, \$PC contains the address of the first instruction: 100



Instruction Fetch



Tanguy Risset ARC: Computer Architecture


67

Instruction Set Architecture (ISA, assembleur in French)


The RISCV ISA example Function, procédure et Pile d'exédence de la concención de la

cycle 2

Instruction Decode



• Execute (nothing for load)



4□ > 4□ > 4 ≥ > 4 ≥ > 990


ARC: Computer Architecture Tanguy Risset

69


Instruction Set Architecture (ISA, assembleur in French) The RISCV ISA example Function, procédure et Pile d'exé

cycle 4

Memory access



Write Back






Tanguy Risset

ARC: Computer Architecture

71

Instruction Set Architecture (ISA, assembleur in French) The RISCV ISA example Function, procédure et Pile d'exé

- increment \$PC
- Fetch next instruction
- etc. etc.



Counting CPI for non-pipelined architecture

- CPI= Cycle per instruction
- 5 cycles for executing on instruction
- ullet \Rightarrow 15 cycles for 3 instructions.

Tanguy Risset


ARC: Computer Architecture

73


Instruction Set Architecture (ISA, assembleur in French)

Example of pipelined execution

Instruction Fetch (for 'load' instruction)



- Instruction Decode (for load)
- Instruction Fetch (for 'nothing' because of a bubble: instruction 'add' delayed)




Tanguy Risset


ARC: Computer Architecture

√) Q (~

- Execute (for load: nothing to do)
- Instruction Decode (for 'nothing')
- Instruction fetch (for 'add')




- Memory access (for load)
- Execute (for 'nothing')
- Instruction Decode (for add)
- Instruction fetch (for store)




Tanguy Risset

ARC: Computer Architecture

- Write Back (instruction load)
- Memory access (for 'nothing')
- Execute (instruction add: bypass)
- Instruction Decode store



- Write Back (for 'nothing')
- Memory access (instruction add, nothing to do)
- Execute (instruction store: nothing to do)




Tanguy Risset

ARC: Computer Architecture

√ Q (• 79)

- Write Back (instruction add)
- Memory access (instruction store: bypass)



Counting CPI for both architectures

- Non-pipelined architecture:
 - 5 cycles for one instruction
 - \Rightarrow 15 cycles for 3 instructions.
- Pipelined architecture:
 - 5 cycles for one instruction
 - 8 cycles for 3 instructions.
 - → without bubbles, one instruction per cycle
 - A 'jump' instruction interrupt the pipeline (need to wait for the address decoding to fetch next instruction) ⇒ pipeline stall
 - Some ISA allow to use these *delay slots*: one or two instruction *after* the jump are executed before the jump occurs.


Tanguy Risset

ARC: Computer Architecture

81

Du langage à l'exécution

Rappels d'architecture



Architecture 83

Tanguy Risset

ARC: Computer Architecture

Instruction Set Architecture (ISA, assembleur in French)


The RISCV ISA example Function, procédure et Pile d'exé

Architecture view from the programmer

- Modern systems allow
 - To run multiple independent programs in parallel (process)
 - To access memory space larger than physical memory available (virtual memory)
- For the programmer: all this is transparent
 - Only one program runs with very large memory available
- The processor view memory contains:
 - The code to execute
 - Static data (size known at compile time)
 - Dynamic data (size known at runtime: the heap, and the space needed for the execution itself: the battery)
- The programmer sees only the data (static and dynamic)

compilation process

• the complete process will translate a C program into code executable (loading and execution will take place later).



- We often call *compilation* the set compiler + assembler
- The gcc compiler also includes an assembler and linking process (accessible by options)


ARC: Computer Architecture Tanguy Risset RISCV ISA example Function, procédure et Pile d'exé Instruction Set Architecture (ISA, assembleur in French) The RISCV ISA example

Your compilation process

- The programmer:
 - Write a program (say a C program: ex.c)
 - Compiles it to an object program ex.o
 - links it to obtain an executable ex


content of ex.c

```
#include <stdio.h>
int main()
{
 printf("hello World\n");
  return(0);
```



Zooming on "compilation"

• The compilation process is divided in 3 phases:




Compilation: the front-end

- The front end of an embedded code compiler uses the same techniques as traditional compilers (we can want to include assembler parts directly)
- Parsing LR(1): the parser is usually generated with dedicated metacompilation tools such as Flex et bison for GNU

Compilation: The middle-end

- Some phases of optimizations are added, they can be very calculative
- Some example of optimisation independent of the target machine architecturre
 - Elimination of redundant expressions
 - dead code elimination
 - constant propagation
- Warning: optimization can hinder the understanding of the assembler (use the -O0 options with tt gcc)



Compilation: The back-end

- The code generation phase is dedicated to architecture target. Retargetable compilation techniques are used for architectural families.
- The most important steps important are:
 - Code selection
 - Register allocation
 - instruction scheduling



Tanguy Risset

ARC: Computer Architecture

Instruction Set Architecture (ISA, assembleur in French) The RISCV ISA example RISCV ISA example Function, procédure et Pile d'exé

GCC

- The gcc command runs several program depending on the options
 - The pre-processer cpp
 - The compiler cc1
 - The assembleur gas
 - The Linker 1d
- gcc -v allow to visualize the different programs called by gcc

The pre-processer cpp or gcc -E

- the task of the pre-processor are :
 - elimination of comments,
 - inclusion of source files
 - macro substitution (#define)
 - conditionnal compilation.
- Example:

```
#define MAX(a, b) ((a) > (b) ? (a) : (b))
ex1.c
       f=MAX(3,b);
```

```
#define MAX(a, b) ((a) > (b) ? (a) : (b))
ex1.i
      f=((3) > (b) ? (3) : (b));
```

Tanguy Risset

ARC: Computer Architecture

93

The compiler ${ t cc1}$ or ${ t gcc}$ ${ t -S}$

- generate assembly code
- gcc -S main.c -o main.S
- Exemple :

```
void main()
{ int i;
  i=0;
  while (1)
     i++;
     nop();
```

Assembly code generated (for MSP430)

```
#2558,
                SP
                           ; stack initialization de la pile
mov
                           : r4 <- SP
       r1,
            r4
mov
       #0, 0(r4)
                            i initialization
mov
       0(r4)
                            i++
inc
                            nop();
nop
jmp
       $-6
                            unnconditionnal jump (PC-6):
        SP
incd
      #0x1158
br
```

```
Tanguy Risset
                                     ARC: Computer Architecture
Instruction Set Architecture (ISA, assembleur in French) The RISCV ISA example
                                                       ole Function, procédure et Pile d'exé
Assembly code group are by mspgcc -S
  .global
                    main
                           main, @function
            .type
  main:
  /* prologue: frame size = 2 */
  .L__FrameSize_main=0x2
  .L__FrameOffset_main=0x6
                       #(__stack-2), r1
            mov
                      r1,r4
            mov
  /* prologue end (size=3) */
                       #11o(0), @r4
            mov
  .L2:
            add
                       #11o(1), @r4
            nop
                       .L2
            jmp
```

/* epilogue: frame size=2 */

/* epilogue end (size=3) */
/* function main size 14 (8)

#2, r1

Tanguy Risset

#__stop_progExec__

add

Assembler as ou gas

- transform an assembly code into object code (binaire representation of symbolic assembly code)
- Option -c of gcc allow to conbine compilation et assembly gcc -c main.c -o main.o

Tanguy Risset

ARC: Computer Architecture

97

Linking: 1d

- Produce the executable (a.out by default) from object code of programs and library used
- There are two ways to use libraries in a program
 - Dynamic or shared libraries (default option): the code of the library is not included in the executable, the system dynamically loads the code of the library in memory when calling the program. We need than only one version of the library in memory even if several programs use the same library. The library must be em installed on the machine, before running the code.
 - Static libraries: the code of the library is included in the executable. The executable file is bigger but you can run it on a machine on which the library is not installed.

Binary file manipulation

Some usefull command:

nm

Allow to know symboles (i.e. label: function names) used in an object file or executable

```
trisset@hom\$ nm fib.elf | grep main
000040c8 T main
```

 objdump allow to anlayze a binary file. For instance it can get correspondance between binary representation and assembly code trisset@hom\$ objdump -f fib

```
fib: file format elf32-msp430
architecture: msp:43, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00001100
```

