

Computer architecture usefulness

- How to solve a problem with electrons:
- ARC is useful
 - For general knowledge of a computer scientist
 - To understand pro/cons of modern complex architectures
 - For embedded system programming





Table of Contents

- 1 introduction
- 2 History
- 3 Electrons and Logic
- 4 Processor Architecture
- 5 Automate
- 6 The Russian train example
- 7 Mealy and Moore Automata


History of computing

from Yale Babylonian Collection, ≈ 1600 BC



<http://www.math.ubc.ca/~cass/Euclid/ybc/ybc.html>

- Ancient time: various arithmetics systems
- 17th century (Pascal and Leibniz): notion of mechanical calculator
- 1822 Charles Babbage Difference engine (tabulate polynomial functions)
- 1854 Georges Boole proposes the so-called Boolean logic.
- (More details on the poly or on Internet)




By By Carsten Ullrich - Own work, CC BY-SA 2.5

History of computers

- 1936: Alan Turing's PhD on a universal abstract machine
- 1941: Konrad Suze builds the Z3 first programmable computer (electro-mechanic)
- 1946: ENIAC is the first electronic calculator
- 1949: Turing and Von Neumann build the first universal electronic computer: the Manchester Mark 1
- (More details on the poly or on Internet)

Alan Turing




Z3 computer at Deutsches Museum, Munich




By Venusianer, CC BY-SA 3.0

Manchester Mark 1 1948




Popular Transistor technology: CMOS

- CMOS: Complementary Metal Oxide Semiconductor
- Two logical levels : 0 = 0V and 1 = 3V
- Two types of transistors
 - nMOS : current flows if gate is 1
 - pMOS : current flows if gate is 0
- Mainly used to realize basic logical gates (NOT, NAND, NOR, etc.)



Moore's law

- Gordon Moore, co-founder of Fairchild Semiconductor and Intel, predicted in "a doubling every two year in the number of components per integrated circuit"
- Contributed to world economic growth
- Slow down in 2015 and is ended now.



Boolean functions

Boole Algebra is equipped with three operations

- a unary operation, **negation**, noted NOT;
- two binary commutative, associative operations:
 - **conjunction** — AND, with 1 as neutral element;
 - **disjunction** — OR, with 0 as neutral element;
- AND is distributive over OR.


If a and b are 2 boolean variables, we write:

$$\text{NOT}(a) = \bar{a}, \quad \text{AND}(a, b) = ab = a \cdot b, \quad \text{OR}(a, b) = a + b$$

Boolean Cheat Sheet


- neutral elements: $a + 0 = a, \quad a \cdot 1 = a$
- absorbing elements: $a + 1 = 1, \quad a \cdot 0 = 0$
- idempotence: $a + a = a, \quad a \cdot a = a$
- tautology/antilogy: $a + \bar{a} = 1, \quad a \cdot \bar{a} = 0$
- commutativity: $a + b = b + a, \quad ab = ba$
- distributivity: $a + (bc) = (a + b)(a + c), \quad a(b + c) = ab + ac$
- associativity: $a + (b + c) = (a + b) + c = a + b + c,$
 $a(bc) = (ab)c = abc$
- De Morgan's law: $\overline{ab} = \bar{a} + \bar{b},$
 $\overline{a + b} = \bar{a} \cdot \bar{b}$
- others: $a + (ab) = a, \quad a + (\bar{a}b) = a + b,$
 $a(a + b) = a, \quad (a + b)(a + \bar{b}) = a$

Elementary logical gates




Amplifier:
 $F = x$

x	F
0	0
1	1




NOT: $F = \bar{x}$

x	F
0	1
1	0



AND: $F = x y$


x	y	F
0	0	0
0	1	0
1	0	0
1	1	1



NAND:
 $F = \overline{(x y)}$


x	y	F
0	0	1
0	1	1
1	0	1
1	1	0

Elementary logical gates




OR:
 $F = x + y$

x	y	F
0	0	0
0	1	1
1	0	1
1	1	1




NOR:
 $F = \overline{(x + y)}$

x	y	F
0	0	1
0	1	0
1	0	0
1	1	0



XOR:
 $F = x \oplus y$

x	y	F
0	0	0
0	1	1
1	0	1
1	1	0




XNOR:
 $F = x \odot y$

x	y	F
0	0	1
0	1	0
1	0	0
1	1	1

Combinatorial circuit Design

- 1 Boolean description of the problem:
 - Compute y and z from a , b and c
 - y is 1 if a is 1 or b and c are 1.
 - z is 1 if b or c is 1 (but not both) or if a , b et c are 1.
- 2 Truth table
- 3 Logic equation
 - $y = \bar{a}bc + a\bar{b}\bar{c} + a\bar{b}c + ab\bar{c} + abc$
 - $z = \bar{a}\bar{b}c + \bar{a}b\bar{c} + a\bar{b}c + ab\bar{c} + abc$
- 4 Optimized logic equations
 - $y = a + bc$
 - $z = ab + \bar{b}c + b\bar{c}$
- 5 logic gates

input			output	
a	b	c	y	z
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	1	0
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1



Disjunctive Normal Form (DNF)

- In Boolean logic, a logical formula in Disjunctive Normal Form (*Forme normale disjonctive* in French) if:
 - It is a disjunction of one or more clauses
 - where the clauses are conjunction of literals
 - a literal is a variable, a constant or 'not' a variable
- Otherwise put, it is an OR of ANDs.
- Example of DNF:
 - $x.\bar{y}.\bar{z} + \bar{t}.u.v$
 - $(a \wedge b) \vee \neg c$
- Example not in DNF:
 - $\overline{(x + y)}$
 - $a \vee (b \wedge (c \vee d))$


Conjunctive Normal Form (CNF)

- In Boolean logic, a formula is in conjunctive normal form (*forme normale conjonctive* in French) if:
 - it is a conjunction of one or more clauses,
 - where a clause is a disjunction of literals;
 - a literal is a variable, a constant or 'not' a variable
- Otherwise put, it is an AND of ORs.
- Example of CNF:
 - $(x + y + \bar{z})(\bar{x} + z)$
 - $(a + \bar{b} + \bar{c})(\bar{d} + \bar{a})$
 - $x + y$
- Example not in CNF
 - $\overline{(x + y)}$
 - $x(y + (z.t))$

From Truth table to DNF

- Back to previous example (z is 1 if b or c is 1 (but not both) or if a, b et c are 1.)
- Truth table on the right, z is 1 if and only if one of the five condition identified occurs.
- It is easy to find a conjunction that is valid in a unique case: example: $\bar{a}.\bar{b}.c$ is 1 if and only if: $a = 0, b = 0$ and $c = 1$ (double arrow on the right)
- by adding all the conjunction valid only on each of the five cases identified on the right, we get a DNF formulae that has exactly that truth table.

input			
a	b	c	z
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



Hence the possible formulae for z : $z = \bar{a}\bar{b}c + \bar{a}b\bar{c} + \bar{a}bc + ab\bar{c} + abc$
 How can it be simplified?

Simple Boolean optimization: Karnaugh Table (1)

- Karnaugh map (*tables de Karnaugh*) use a “visual” representation of a simple property:

$$(a.\bar{b}) + (a.b) = a.(\bar{b} + b) = a$$
- The first step in the method is to transform the truth table (3 or 4 input variables) of the function in a two-dimensional array (split into two parts of the set of variables)
- Rows and columns are indexed by the valuations of the corresponding variables in such a way that between two rows (or columns) only one boolean value changes.

a b	0 0	0 1	1 1	1 0
c				
0	0	1	1	0
1	1	0	1	1

- In our example (3 variables):

Simple Boolean optimization: Karnaugh Table (2)

- Then, we try to cover all '1' of the table by forming groups.
 - each group contains only adjacent '1'
 - must form a rectangle
 - the number of elements of a group must be a power of two.
- each group correspond to a possible optimization of the DNF

a b	0 0	0 1	1 1	1 0
c				
0	0	1	1	0
1	1	0	1	1

- In our example:

- example : Three groups:

- $\bar{a}.b.\bar{c} + a.b.\bar{c}$ simplifies to $b.\bar{c}$
- $a.b.\bar{c} + a.b.c$ simplifies to $a.b$
- $a.\bar{b}.c + \bar{a}.\bar{b}.c$ simplifies to $\bar{b}.c$

- hence $z = \bar{a}\bar{b}c + \bar{a}b\bar{c} + a\bar{b}c + ab\bar{c} + abc$ simplifies to $z = a.b + \bar{b}.c + b.\bar{c}$

Well formed circuits

As far as combinatorial circuits are concerned, a “Well formed” circuit is:

- A logic gate
- A wire
- Two well formed circuits next to each other
- Two well formed circuits, the outputs of one being the inputs of the other
- Two well formed circuits sharing a common input

It can be shown that it correspond to an acyclic graph of logic gates.


- No cycles, no outputs connected together

Usefull combinatorics logic components

- n input multiplexer
- decoder $\log(n) \rightarrow n$
- n bits adder
- n bits comparator
- n bits ALU
- etc.


Memorizing: latches and Flip-Flops

- Set-Reset Latch (SR latch, *Bascule RS*): When R and S are reset, Q and \bar{Q} keep their previous value.





S	R	Q	\bar{Q}
0	1	0	1
1	1	forbidden	forbidden
1	0	1	0
0	0	Q_{n-1}	\bar{Q}_{n-1}

- Gated D latch (Flip-flop, register, *Bascule D*): sample input data on clock rising edge and keeps the value when clock is 0.




latches and Flip-Flops: other common representation

- Latch (*verrou*)



- Flip-Flop (register)

What is a Von Neumann machine?



- Computer architecture Model (also called *Princeton* architecture) proposed after J. Von Neumann report: "First Draft of a Report on the EDVAC".
- Usually abstracted as a processor connected to a memory
- The memory is accessed (*randomly*) with an **address** (i.e. unlike a Turing machine)
- The memory contains **both data and program** (unlike a Harvard machine).

How does it work?

Compilation, Assembly code and binary code

High Level Language ⇒	Assembly code ⇒	Binary code ⇒
<code>int a,b,c;</code>	<code>load R0, @b</code>	<code>01001011...10101</code>
<code>a = b + c;</code>	<code>load R1, @c</code>	<code>01001010...10001</code>
	<code>add R3,R0,R1</code>	<code>...</code>
	<code>store R3, @a</code>	<code>10010011...00011</code>

Fast compilation thanks to Donald Knuth (and others..)


- The programmer:
 - Write a program (say a C program: ex.c)
 - Compiles it to an object program ex.o
 - links it to obtain an executable ex

content of ex.c


```
#include <stdio.h>

int main()
{
    printf("hello World\n");


    return(0);
}
```




Program execution on a Processor (8 general purpose registers)




Program execution on a Processor (8 general purpose registers)




Program execution on a Processor (8 general purpose registers)




Program execution on a Processor (8 general purpose registers)




Program execution on a Processor (8 general purpose registers)




Program execution on a Processor (8 general purpose registers)




Program execution on a Processor (8 general purpose registers)



Program execution on a Processor (8 general purpose registers)



Program execution on a Processor (8 general purpose registers)




Add on: two's complement representation (2)

- Two's complement have an important property: Addition “classical” algorithm works (except that the overflow should be ignored).
- Example:
 - $-1_{10} + (-2_{10}) = 111_2 + 110_2 = 1101_2 =$ (ignoring the carry/overflow) $101_2 = -3$
 - $-1_{10} + 2_{10} = 111_2 + 010_2 = 1001_2 =$ (ignoring the carry/overflow) $001_2 = 1$
- For $x > 0$, $x \leq 2^{N-1}$, The representation of $-x$ on N bit two's complement can be obtained by:
 - Complementing each bits of x
 - adding 1 to the resulting integer
- Example:
 - with $N = 3$ and $x = 3_{10} = 011_2$, complement of x is 100_2 adding 1 gives $101_2 = -3_{10}$
 - With $N=8$ and $x = 96_{10} = 01100000_2$ complement of x is 10011111 , adding one is $-96_{10} = 10100000_2$, indeed $256 - 96 = 160 = 10100000_2$

Table of Contents


- 1 introduction
- 2 History
- 3 Electrons and Logic
- 4 Processor Architecture
- 5 Automate
- 6 The Russian train example
- 7 Mealy and Moore Automata

Example from the poly




- A piece of unique train track for both train directions between the cities T. et K.
- Sensors triggered by train weight on railways will command red lights when the track is used by a train.
- Modeling:
 - A booleen A (for 'Ampoule') indicating the state of the red light
 - Two booleans (LS for Left Sensor and RS for Righth sensor) indicating the states of the sensors
 - An automaton to command the red lights

The Russian train automaton




The Russian train automaton



- Circles are *states* of the automaton (e.g. NoTrain state models the cases where no train stand on the track).
- States specifies output Values (here only one: A)
- Arrows are *transitions*, labeled by event that triggered them.

Back to the Russian train example



- The Inputs are RS and LS sensors Boolean values
- The Output is the value of Boolean A
- The functions (Transition and Output) can be defined by tables \Rightarrow
- X means 'don't care'


s	x=(LS, RS)	s'=T(s,x)
NoTrain	00	NoTrain
NoTrain	01	TrRight
NoTrain	10	TrLeft
NoTrain	11	XXX
TrRight	0X	TrRight
TrRight	1X	TrRight2
TrRight2	1X	TrRight2
TrRight2	0X	NoTrain

s	y=F(s)
NoTrain	0
TrRight	1
TrRight2	1

Russian train output function

- The output function is easy: A is on iff state is "NoTrain"

s	y=F(s)
NoTrain	0
TrRight	1
TrRight2	1



Russian train Transition function: more complicater

s	x=(LS, RS)	s'=T(s,x)
100 (NoTrain)	00	NoTrain
100 (NoTrain)	01	TrRight
100 (NoTrain)	10	TrLeft
100 (NoTrain)	11	XXX
000 (TrRight)	0X	TrRight
000 (TrRight)	1X	TrRight2
001 (TrRight2)	1X	TrRight2
001 (TrRight2)	0X	NoTrain
010 (TrLeft)	X0	TrLeft
010 (TrLeft)	X1	TrLeft2
011 (TrLeft2)	X1	TrLeft2
011 (TrLeft2)	X0	NoTrain

